118 lines
7.5 KiB
C
118 lines
7.5 KiB
C
|
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
|
||
|
|
// REQUIRES: aarch64-registered-target
|
||
|
|
// RUN: %clang_cc1 -fclang-abi-compat=latest -triple aarch64-none-linux-gnu -target-feature +sve -S -disable-O0-optnone -Werror -Wall -emit-llvm -o - %s | opt -S -passes=mem2reg,tailcallelim | FileCheck %s
|
||
|
|
// RUN: %clang_cc1 -fclang-abi-compat=latest -triple aarch64-none-linux-gnu -target-feature +sve -S -disable-O0-optnone -Werror -Wall -emit-llvm -o - -x c++ %s | opt -S -passes=mem2reg,tailcallelim | FileCheck %s -check-prefix=CPP-CHECK
|
||
|
|
// RUN: %clang_cc1 -fclang-abi-compat=latest -DSVE_OVERLOADED_FORMS -triple aarch64-none-linux-gnu -target-feature +sve -S -disable-O0-optnone -Werror -Wall -emit-llvm -o - %s | opt -S -passes=mem2reg,tailcallelim | FileCheck %s
|
||
|
|
// RUN: %clang_cc1 -fclang-abi-compat=latest -DSVE_OVERLOADED_FORMS -triple aarch64-none-linux-gnu -target-feature +sve -S -disable-O0-optnone -Werror -Wall -emit-llvm -o - -x c++ %s | opt -S -passes=mem2reg,tailcallelim | FileCheck %s -check-prefix=CPP-CHECK
|
||
|
|
// RUN: %clang_cc1 -fclang-abi-compat=latest -triple aarch64-none-linux-gnu -target-feature +sve -S -disable-O0-optnone -Werror -Wall -o /dev/null %s
|
||
|
|
#include <arm_sve.h>
|
||
|
|
|
||
|
|
#ifdef SVE_OVERLOADED_FORMS
|
||
|
|
// A simple used,unused... macro, long enough to represent any SVE builtin.
|
||
|
|
#define SVE_ACLE_FUNC(A1,A2_UNUSED,A3,A4_UNUSED) A1##A3
|
||
|
|
#else
|
||
|
|
#define SVE_ACLE_FUNC(A1,A2,A3,A4) A1##A2##A3##A4
|
||
|
|
#endif
|
||
|
|
|
||
|
|
// CHECK-LABEL: @test_svextw_s64_z(
|
||
|
|
// CHECK-NEXT: entry:
|
||
|
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv2i1(<vscale x 16 x i1> [[PG:%.*]])
|
||
|
|
// CHECK-NEXT: [[TMP1:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.sxtw.nxv2i64(<vscale x 2 x i64> zeroinitializer, <vscale x 2 x i1> [[TMP0]], <vscale x 2 x i64> [[OP:%.*]])
|
||
|
|
// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP1]]
|
||
|
|
//
|
||
|
|
// CPP-CHECK-LABEL: @_Z17test_svextw_s64_zu10__SVBool_tu11__SVInt64_t(
|
||
|
|
// CPP-CHECK-NEXT: entry:
|
||
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv2i1(<vscale x 16 x i1> [[PG:%.*]])
|
||
|
|
// CPP-CHECK-NEXT: [[TMP1:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.sxtw.nxv2i64(<vscale x 2 x i64> zeroinitializer, <vscale x 2 x i1> [[TMP0]], <vscale x 2 x i64> [[OP:%.*]])
|
||
|
|
// CPP-CHECK-NEXT: ret <vscale x 2 x i64> [[TMP1]]
|
||
|
|
//
|
||
|
|
svint64_t test_svextw_s64_z(svbool_t pg, svint64_t op)
|
||
|
|
{
|
||
|
|
return SVE_ACLE_FUNC(svextw,_s64,_z,)(pg, op);
|
||
|
|
}
|
||
|
|
|
||
|
|
// CHECK-LABEL: @test_svextw_u64_z(
|
||
|
|
// CHECK-NEXT: entry:
|
||
|
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv2i1(<vscale x 16 x i1> [[PG:%.*]])
|
||
|
|
// CHECK-NEXT: [[TMP1:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.uxtw.nxv2i64(<vscale x 2 x i64> zeroinitializer, <vscale x 2 x i1> [[TMP0]], <vscale x 2 x i64> [[OP:%.*]])
|
||
|
|
// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP1]]
|
||
|
|
//
|
||
|
|
// CPP-CHECK-LABEL: @_Z17test_svextw_u64_zu10__SVBool_tu12__SVUint64_t(
|
||
|
|
// CPP-CHECK-NEXT: entry:
|
||
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv2i1(<vscale x 16 x i1> [[PG:%.*]])
|
||
|
|
// CPP-CHECK-NEXT: [[TMP1:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.uxtw.nxv2i64(<vscale x 2 x i64> zeroinitializer, <vscale x 2 x i1> [[TMP0]], <vscale x 2 x i64> [[OP:%.*]])
|
||
|
|
// CPP-CHECK-NEXT: ret <vscale x 2 x i64> [[TMP1]]
|
||
|
|
//
|
||
|
|
svuint64_t test_svextw_u64_z(svbool_t pg, svuint64_t op)
|
||
|
|
{
|
||
|
|
return SVE_ACLE_FUNC(svextw,_u64,_z,)(pg, op);
|
||
|
|
}
|
||
|
|
|
||
|
|
// CHECK-LABEL: @test_svextw_s64_m(
|
||
|
|
// CHECK-NEXT: entry:
|
||
|
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv2i1(<vscale x 16 x i1> [[PG:%.*]])
|
||
|
|
// CHECK-NEXT: [[TMP1:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.sxtw.nxv2i64(<vscale x 2 x i64> [[INACTIVE:%.*]], <vscale x 2 x i1> [[TMP0]], <vscale x 2 x i64> [[OP:%.*]])
|
||
|
|
// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP1]]
|
||
|
|
//
|
||
|
|
// CPP-CHECK-LABEL: @_Z17test_svextw_s64_mu11__SVInt64_tu10__SVBool_tS_(
|
||
|
|
// CPP-CHECK-NEXT: entry:
|
||
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv2i1(<vscale x 16 x i1> [[PG:%.*]])
|
||
|
|
// CPP-CHECK-NEXT: [[TMP1:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.sxtw.nxv2i64(<vscale x 2 x i64> [[INACTIVE:%.*]], <vscale x 2 x i1> [[TMP0]], <vscale x 2 x i64> [[OP:%.*]])
|
||
|
|
// CPP-CHECK-NEXT: ret <vscale x 2 x i64> [[TMP1]]
|
||
|
|
//
|
||
|
|
svint64_t test_svextw_s64_m(svint64_t inactive, svbool_t pg, svint64_t op)
|
||
|
|
{
|
||
|
|
return SVE_ACLE_FUNC(svextw,_s64,_m,)(inactive, pg, op);
|
||
|
|
}
|
||
|
|
|
||
|
|
// CHECK-LABEL: @test_svextw_u64_m(
|
||
|
|
// CHECK-NEXT: entry:
|
||
|
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv2i1(<vscale x 16 x i1> [[PG:%.*]])
|
||
|
|
// CHECK-NEXT: [[TMP1:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.uxtw.nxv2i64(<vscale x 2 x i64> [[INACTIVE:%.*]], <vscale x 2 x i1> [[TMP0]], <vscale x 2 x i64> [[OP:%.*]])
|
||
|
|
// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP1]]
|
||
|
|
//
|
||
|
|
// CPP-CHECK-LABEL: @_Z17test_svextw_u64_mu12__SVUint64_tu10__SVBool_tS_(
|
||
|
|
// CPP-CHECK-NEXT: entry:
|
||
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv2i1(<vscale x 16 x i1> [[PG:%.*]])
|
||
|
|
// CPP-CHECK-NEXT: [[TMP1:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.uxtw.nxv2i64(<vscale x 2 x i64> [[INACTIVE:%.*]], <vscale x 2 x i1> [[TMP0]], <vscale x 2 x i64> [[OP:%.*]])
|
||
|
|
// CPP-CHECK-NEXT: ret <vscale x 2 x i64> [[TMP1]]
|
||
|
|
//
|
||
|
|
svuint64_t test_svextw_u64_m(svuint64_t inactive, svbool_t pg, svuint64_t op)
|
||
|
|
{
|
||
|
|
return SVE_ACLE_FUNC(svextw,_u64,_m,)(inactive, pg, op);
|
||
|
|
}
|
||
|
|
|
||
|
|
// CHECK-LABEL: @test_svextw_s64_x(
|
||
|
|
// CHECK-NEXT: entry:
|
||
|
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv2i1(<vscale x 16 x i1> [[PG:%.*]])
|
||
|
|
// CHECK-NEXT: [[TMP1:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.sxtw.nxv2i64(<vscale x 2 x i64> undef, <vscale x 2 x i1> [[TMP0]], <vscale x 2 x i64> [[OP:%.*]])
|
||
|
|
// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP1]]
|
||
|
|
//
|
||
|
|
// CPP-CHECK-LABEL: @_Z17test_svextw_s64_xu10__SVBool_tu11__SVInt64_t(
|
||
|
|
// CPP-CHECK-NEXT: entry:
|
||
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv2i1(<vscale x 16 x i1> [[PG:%.*]])
|
||
|
|
// CPP-CHECK-NEXT: [[TMP1:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.sxtw.nxv2i64(<vscale x 2 x i64> undef, <vscale x 2 x i1> [[TMP0]], <vscale x 2 x i64> [[OP:%.*]])
|
||
|
|
// CPP-CHECK-NEXT: ret <vscale x 2 x i64> [[TMP1]]
|
||
|
|
//
|
||
|
|
svint64_t test_svextw_s64_x(svbool_t pg, svint64_t op)
|
||
|
|
{
|
||
|
|
return SVE_ACLE_FUNC(svextw,_s64,_x,)(pg, op);
|
||
|
|
}
|
||
|
|
|
||
|
|
// CHECK-LABEL: @test_svextw_u64_x(
|
||
|
|
// CHECK-NEXT: entry:
|
||
|
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv2i1(<vscale x 16 x i1> [[PG:%.*]])
|
||
|
|
// CHECK-NEXT: [[TMP1:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.uxtw.nxv2i64(<vscale x 2 x i64> undef, <vscale x 2 x i1> [[TMP0]], <vscale x 2 x i64> [[OP:%.*]])
|
||
|
|
// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP1]]
|
||
|
|
//
|
||
|
|
// CPP-CHECK-LABEL: @_Z17test_svextw_u64_xu10__SVBool_tu12__SVUint64_t(
|
||
|
|
// CPP-CHECK-NEXT: entry:
|
||
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv2i1(<vscale x 16 x i1> [[PG:%.*]])
|
||
|
|
// CPP-CHECK-NEXT: [[TMP1:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.uxtw.nxv2i64(<vscale x 2 x i64> undef, <vscale x 2 x i1> [[TMP0]], <vscale x 2 x i64> [[OP:%.*]])
|
||
|
|
// CPP-CHECK-NEXT: ret <vscale x 2 x i64> [[TMP1]]
|
||
|
|
//
|
||
|
|
svuint64_t test_svextw_u64_x(svbool_t pg, svuint64_t op)
|
||
|
|
{
|
||
|
|
return SVE_ACLE_FUNC(svextw,_u64,_x,)(pg, op);
|
||
|
|
}
|