32 lines
1.6 KiB
LLVM
32 lines
1.6 KiB
LLVM
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||
|
|
; RUN: llc -mtriple=aarch64-linux-gnu -mattr=+sve2p1 -mattr=+b16b16 -verify-machineinstrs < %s | FileCheck %s
|
||
|
|
|
||
|
|
define <vscale x 8 x bfloat> @bfmla_lane_idx1(<vscale x 8 x bfloat> %a, <vscale x 8 x bfloat> %b, <vscale x 8 x bfloat> %c){
|
||
|
|
; CHECK-LABEL: bfmla_lane_idx1:
|
||
|
|
; CHECK: // %bb.0:
|
||
|
|
; CHECK-NEXT: bfmla z0.h, z1.h, z2.h[1]
|
||
|
|
; CHECK-NEXT: ret
|
||
|
|
%res = call <vscale x 8 x bfloat> @llvm.aarch64.sve.fmla.lane.nxv8bf16(<vscale x 8 x bfloat> %a, <vscale x 8 x bfloat> %b, <vscale x 8 x bfloat> %c, i32 1)
|
||
|
|
ret <vscale x 8 x bfloat> %res
|
||
|
|
}
|
||
|
|
|
||
|
|
define <vscale x 8 x bfloat> @bfmla_lane_idx3(<vscale x 8 x bfloat> %a, <vscale x 8 x bfloat> %b, <vscale x 8 x bfloat> %c){
|
||
|
|
; CHECK-LABEL: bfmla_lane_idx3:
|
||
|
|
; CHECK: // %bb.0:
|
||
|
|
; CHECK-NEXT: bfmla z0.h, z1.h, z2.h[3]
|
||
|
|
; CHECK-NEXT: ret
|
||
|
|
%res = call <vscale x 8 x bfloat> @llvm.aarch64.sve.fmla.lane.nxv8bf16(<vscale x 8 x bfloat> %a, <vscale x 8 x bfloat> %b, <vscale x 8 x bfloat> %c, i32 3)
|
||
|
|
ret <vscale x 8 x bfloat> %res
|
||
|
|
}
|
||
|
|
|
||
|
|
define <vscale x 8 x bfloat> @bfmla_lane_idx7(<vscale x 8 x bfloat> %a, <vscale x 8 x bfloat> %b, <vscale x 8 x bfloat> %c){
|
||
|
|
; CHECK-LABEL: bfmla_lane_idx7:
|
||
|
|
; CHECK: // %bb.0:
|
||
|
|
; CHECK-NEXT: bfmla z0.h, z1.h, z2.h[7]
|
||
|
|
; CHECK-NEXT: ret
|
||
|
|
%res = call <vscale x 8 x bfloat> @llvm.aarch64.sve.fmla.lane.nxv8bf16(<vscale x 8 x bfloat> %a, <vscale x 8 x bfloat> %b, <vscale x 8 x bfloat> %c, i32 7)
|
||
|
|
ret <vscale x 8 x bfloat> %res
|
||
|
|
}
|
||
|
|
|
||
|
|
declare <vscale x 8 x bfloat> @llvm.aarch64.sve.fmla.lane.nxv8bf16(<vscale x 8 x bfloat>, <vscale x 8 x bfloat>, <vscale x 8 x bfloat>, i32)
|