bolt/deps/llvm-18.1.8/llvm/test/CodeGen/MIR/AMDGPU/noconvergent-invalid.mir

12 lines
365 B
Text
Raw Normal View History

2025-02-14 19:21:04 +01:00
# RUN: not --crash llc -mtriple=amdgcn-amd-amdhsa -run-pass=none -verify-machineinstrs %s -o /dev/null 2>&1 | FileCheck %s
---
name: noconvergent_invalid
registers:
body: |
bb.0:
; CHECK: NoConvergent flag expected only on convergent instructions.
%2:sreg_32 = IMPLICIT_DEF
%3:sreg_32 = noconvergent S_ADD_I32 %2, 1, implicit-def $scc
...