bolt/deps/llvm-18.1.8/llvm/test/MC/Hexagon/PacketRules/restrict_ax.s

6 lines
213 B
ArmAsm
Raw Normal View History

2025-02-14 19:21:04 +01:00
# RUN: not llvm-mc -triple=hexagon -filetype=asm %s 2>%t; FileCheck %s <%t
{ r0=memw_locked(r0)
r1=sfadd(r0,r0) }
# CHECK: 3:3: error: Instruction can only be in a packet with ALU or non-FPU XTYPE instructions