bolt/deps/llvm-18.1.8/llvm/test/MC/RISCV/rv32zicfiss-invalid.s

18 lines
486 B
ArmAsm
Raw Normal View History

2025-02-14 19:21:04 +01:00
# RUN: not llvm-mc %s -triple=riscv32 -mattr=+experimental-zicfiss,+c -riscv-no-aliases -show-encoding \
# RUN: 2>&1 | FileCheck -check-prefixes=CHECK-ERR %s
# CHECK-ERR: error: invalid operand for instruction
sspopchk a1
# CHECK-ERR: error: invalid operand for instruction
c.sspush t0
# CHECK-ERR: error: invalid operand for instruction
c.sspopchk ra
# CHECK-ERR: error: invalid operand for instruction
sspush a0
# CHECK-ERR: error: invalid operand for instruction
ssrdp zero