77 lines
3.3 KiB
ArmAsm
77 lines
3.3 KiB
ArmAsm
|
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
|
||
|
|
# RUN: llvm-mca -mtriple=riscv64 -mcpu=sifive-x280 -timeline -iterations=1 < %s | FileCheck %s
|
||
|
|
|
||
|
|
vsetvli zero, a0, e8, m1, tu, mu
|
||
|
|
# LLVM-MCA-RISCV-LMUL M1
|
||
|
|
vadd.vv v12, v12, v12
|
||
|
|
vsetvli zero, a0, e8, m8, tu, mu
|
||
|
|
# LLVM-MCA-RISCV-LMUL M8
|
||
|
|
vadd.vv v12, v12, v12
|
||
|
|
|
||
|
|
# CHECK: Iterations: 1
|
||
|
|
# CHECK-NEXT: Instructions: 4
|
||
|
|
# CHECK-NEXT: Total Cycles: 12
|
||
|
|
# CHECK-NEXT: Total uOps: 4
|
||
|
|
|
||
|
|
# CHECK: Dispatch Width: 2
|
||
|
|
# CHECK-NEXT: uOps Per Cycle: 0.33
|
||
|
|
# CHECK-NEXT: IPC: 0.33
|
||
|
|
# CHECK-NEXT: Block RThroughput: 20.0
|
||
|
|
|
||
|
|
# CHECK: Instruction Info:
|
||
|
|
# CHECK-NEXT: [1]: #uOps
|
||
|
|
# CHECK-NEXT: [2]: Latency
|
||
|
|
# CHECK-NEXT: [3]: RThroughput
|
||
|
|
# CHECK-NEXT: [4]: MayLoad
|
||
|
|
# CHECK-NEXT: [5]: MayStore
|
||
|
|
# CHECK-NEXT: [6]: HasSideEffects (U)
|
||
|
|
|
||
|
|
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, a0, e8, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 4 3.00 vadd.vv v12, v12, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, a0, e8, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 4 17.00 vadd.vv v12, v12, v12
|
||
|
|
|
||
|
|
# CHECK: Resources:
|
||
|
|
# CHECK-NEXT: [0] - SiFive7FDiv
|
||
|
|
# CHECK-NEXT: [1] - SiFive7IDiv
|
||
|
|
# CHECK-NEXT: [2] - SiFive7PipeA
|
||
|
|
# CHECK-NEXT: [3] - SiFive7PipeB
|
||
|
|
# CHECK-NEXT: [4] - SiFive7VA
|
||
|
|
# CHECK-NEXT: [5] - SiFive7VCQ
|
||
|
|
# CHECK-NEXT: [6] - SiFive7VL
|
||
|
|
# CHECK-NEXT: [7] - SiFive7VS
|
||
|
|
|
||
|
|
# CHECK: Resource pressure per iteration:
|
||
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7]
|
||
|
|
# CHECK-NEXT: - - 2.00 - 20.00 2.00 - -
|
||
|
|
|
||
|
|
# CHECK: Resource pressure by instruction:
|
||
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] Instructions:
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, a0, e8, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 3.00 1.00 - - vadd.vv v12, v12, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, a0, e8, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 17.00 1.00 - - vadd.vv v12, v12, v12
|
||
|
|
|
||
|
|
# CHECK: Timeline view:
|
||
|
|
# CHECK-NEXT: 01
|
||
|
|
# CHECK-NEXT: Index 0123456789
|
||
|
|
|
||
|
|
# CHECK: [0,0] DeeE . .. vsetvli zero, a0, e8, m1, tu, mu
|
||
|
|
# CHECK-NEXT: [0,1] . DeeeE .. vadd.vv v12, v12, v12
|
||
|
|
# CHECK-NEXT: [0,2] . DeeE .. vsetvli zero, a0, e8, m8, tu, mu
|
||
|
|
# CHECK-NEXT: [0,3] . . DeeeE vadd.vv v12, v12, v12
|
||
|
|
|
||
|
|
# CHECK: Average Wait times (based on the timeline view):
|
||
|
|
# CHECK-NEXT: [0]: Executions
|
||
|
|
# CHECK-NEXT: [1]: Average time spent waiting in a scheduler's queue
|
||
|
|
# CHECK-NEXT: [2]: Average time spent waiting in a scheduler's queue while ready
|
||
|
|
# CHECK-NEXT: [3]: Average time elapsed from WB until retire stage
|
||
|
|
|
||
|
|
# CHECK: [0] [1] [2] [3]
|
||
|
|
# CHECK-NEXT: 0. 1 0.0 0.0 0.0 vsetvli zero, a0, e8, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1. 1 0.0 0.0 0.0 vadd.vv v12, v12, v12
|
||
|
|
# CHECK-NEXT: 2. 1 0.0 0.0 0.0 vsetvli zero, a0, e8, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 3. 1 0.0 0.0 0.0 vadd.vv v12, v12, v12
|
||
|
|
# CHECK-NEXT: 1 0.0 0.0 0.0 <total>
|