16 lines
661 B
ReStructuredText
16 lines
661 B
ReStructuredText
|
.. title:: clang-tidy - altera-kernel-name-restriction
|
||
|
|
|
||
|
|
altera-kernel-name-restriction
|
||
|
|
==============================
|
||
|
|
|
||
|
|
Finds kernel files and include directives whose filename is `kernel.cl`,
|
||
|
|
`Verilog.cl`, or `VHDL.cl`. The check is case insensitive.
|
||
|
|
|
||
|
|
Such kernel file names cause the offline compiler to generate intermediate
|
||
|
|
design files that have the same names as certain internal files, which
|
||
|
|
leads to a compilation error.
|
||
|
|
|
||
|
|
Based on the `Guidelines for Naming the Kernel` section in the
|
||
|
|
`Intel FPGA SDK for OpenCL Pro Edition: Programming Guide
|
||
|
|
<https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807965224.html#ewa1412973930963>`_.
|