215 lines
12 KiB
C
215 lines
12 KiB
C
|
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --version 2
|
||
|
// REQUIRES: aarch64-registered-target
|
||
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve2p1 -target-feature +bf16\
|
||
|
// RUN: -S -Werror -emit-llvm -disable-O0-optnone -o - %s | opt -S -p mem2reg,instcombine,tailcallelim | FileCheck %s
|
||
|
// RUN: %clang_cc1 -DSVE_OVERLOADED_FORMS -triple aarch64-none-linux-gnu -target-feature +sve2p1 -target-feature +bf16\
|
||
|
// RUN: -S -Werror -emit-llvm -disable-O0-optnone -o - %s | opt -S -p mem2reg,instcombine,tailcallelim | FileCheck %s
|
||
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve2p1 -target-feature +bf16\
|
||
|
// RUN: -S -Werror -emit-llvm -disable-O0-optnone -o - -x c++ %s | opt -S -p mem2reg,instcombine,tailcallelim | FileCheck %s -check-prefix=CPP-CHECK
|
||
|
// RUN: %clang_cc1 -DSVE_OVERLOADED_FORMS -triple aarch64-none-linux-gnu -target-feature +sve2p1 -target-feature +bf16\
|
||
|
// RUN: -S -Werror -emit-llvm -disable-O0-optnone -o - -x c++ %s | opt -S -p mem2reg,instcombine,tailcallelim | FileCheck %s -check-prefix=CPP-CHECK
|
||
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve2p1 -target-feature +bf16\
|
||
|
// RUN: -S -disable-O0-optnone -Werror -Wall -o /dev/null %s
|
||
|
|
||
|
|
||
|
#include <arm_sve.h>
|
||
|
|
||
|
#ifdef SVE_OVERLOADED_FORMS
|
||
|
// A simple used,unused... macro, long enough to represent any SVE builtin.
|
||
|
#define SVE_ACLE_FUNC(A1, A2_UNUSED, A3, A4_UNUSED) A1##A3
|
||
|
#else
|
||
|
#define SVE_ACLE_FUNC(A1, A2, A3, A4) A1##A2##A3##A4
|
||
|
#endif
|
||
|
|
||
|
// CHECK-LABEL: define dso_local <vscale x 16 x i8> @test_svtblq_u8
|
||
|
// CHECK-SAME: (<vscale x 16 x i8> [[ZN:%.*]], <vscale x 16 x i8> [[ZM:%.*]]) #[[ATTR0:[0-9]+]] {
|
||
|
// CHECK-NEXT: entry:
|
||
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 16 x i8> @llvm.aarch64.sve.tblq.nxv16i8(<vscale x 16 x i8> [[ZN]], <vscale x 16 x i8> [[ZM]])
|
||
|
// CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]
|
||
|
//
|
||
|
// CPP-CHECK-LABEL: define dso_local <vscale x 16 x i8> @_Z14test_svtblq_u8u11__SVUint8_tS_
|
||
|
// CPP-CHECK-SAME: (<vscale x 16 x i8> [[ZN:%.*]], <vscale x 16 x i8> [[ZM:%.*]]) #[[ATTR0:[0-9]+]] {
|
||
|
// CPP-CHECK-NEXT: entry:
|
||
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 16 x i8> @llvm.aarch64.sve.tblq.nxv16i8(<vscale x 16 x i8> [[ZN]], <vscale x 16 x i8> [[ZM]])
|
||
|
// CPP-CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]
|
||
|
//
|
||
|
svuint8_t test_svtblq_u8(svuint8_t zn, svuint8_t zm) {
|
||
|
return SVE_ACLE_FUNC(svtblq, _u8,,)(zn, zm);
|
||
|
}
|
||
|
|
||
|
// CHECK-LABEL: define dso_local <vscale x 8 x i16> @test_svtblq_u16
|
||
|
// CHECK-SAME: (<vscale x 8 x i16> [[ZN:%.*]], <vscale x 8 x i16> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CHECK-NEXT: entry:
|
||
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x i16> @llvm.aarch64.sve.tblq.nxv8i16(<vscale x 8 x i16> [[ZN]], <vscale x 8 x i16> [[ZM]])
|
||
|
// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]
|
||
|
//
|
||
|
// CPP-CHECK-LABEL: define dso_local <vscale x 8 x i16> @_Z15test_svtblq_u16u12__SVUint16_tS_
|
||
|
// CPP-CHECK-SAME: (<vscale x 8 x i16> [[ZN:%.*]], <vscale x 8 x i16> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CPP-CHECK-NEXT: entry:
|
||
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x i16> @llvm.aarch64.sve.tblq.nxv8i16(<vscale x 8 x i16> [[ZN]], <vscale x 8 x i16> [[ZM]])
|
||
|
// CPP-CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]
|
||
|
//
|
||
|
svuint16_t test_svtblq_u16(svuint16_t zn, svuint16_t zm) {
|
||
|
return SVE_ACLE_FUNC(svtblq, _u16,,)(zn, zm);
|
||
|
}
|
||
|
|
||
|
// CHECK-LABEL: define dso_local <vscale x 4 x i32> @test_svtblq_u32
|
||
|
// CHECK-SAME: (<vscale x 4 x i32> [[ZN:%.*]], <vscale x 4 x i32> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CHECK-NEXT: entry:
|
||
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x i32> @llvm.aarch64.sve.tblq.nxv4i32(<vscale x 4 x i32> [[ZN]], <vscale x 4 x i32> [[ZM]])
|
||
|
// CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]
|
||
|
//
|
||
|
// CPP-CHECK-LABEL: define dso_local <vscale x 4 x i32> @_Z15test_svtblq_u32u12__SVUint32_tS_
|
||
|
// CPP-CHECK-SAME: (<vscale x 4 x i32> [[ZN:%.*]], <vscale x 4 x i32> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CPP-CHECK-NEXT: entry:
|
||
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x i32> @llvm.aarch64.sve.tblq.nxv4i32(<vscale x 4 x i32> [[ZN]], <vscale x 4 x i32> [[ZM]])
|
||
|
// CPP-CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]
|
||
|
//
|
||
|
svuint32_t test_svtblq_u32(svuint32_t zn, svuint32_t zm) {
|
||
|
return SVE_ACLE_FUNC(svtblq, _u32,,)(zn, zm);
|
||
|
}
|
||
|
|
||
|
// CHECK-LABEL: define dso_local <vscale x 2 x i64> @test_svtblq_u64
|
||
|
// CHECK-SAME: (<vscale x 2 x i64> [[ZN:%.*]], <vscale x 2 x i64> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CHECK-NEXT: entry:
|
||
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.tblq.nxv2i64(<vscale x 2 x i64> [[ZN]], <vscale x 2 x i64> [[ZM]])
|
||
|
// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]
|
||
|
//
|
||
|
// CPP-CHECK-LABEL: define dso_local <vscale x 2 x i64> @_Z15test_svtblq_u64u12__SVUint64_tS_
|
||
|
// CPP-CHECK-SAME: (<vscale x 2 x i64> [[ZN:%.*]], <vscale x 2 x i64> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CPP-CHECK-NEXT: entry:
|
||
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.tblq.nxv2i64(<vscale x 2 x i64> [[ZN]], <vscale x 2 x i64> [[ZM]])
|
||
|
// CPP-CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]
|
||
|
//
|
||
|
svuint64_t test_svtblq_u64(svuint64_t zn, svuint64_t zm) {
|
||
|
return SVE_ACLE_FUNC(svtblq, _u64,,)(zn, zm);
|
||
|
}
|
||
|
|
||
|
// CHECK-LABEL: define dso_local <vscale x 16 x i8> @test_svtblq_s8
|
||
|
// CHECK-SAME: (<vscale x 16 x i8> [[ZN:%.*]], <vscale x 16 x i8> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CHECK-NEXT: entry:
|
||
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 16 x i8> @llvm.aarch64.sve.tblq.nxv16i8(<vscale x 16 x i8> [[ZN]], <vscale x 16 x i8> [[ZM]])
|
||
|
// CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]
|
||
|
//
|
||
|
// CPP-CHECK-LABEL: define dso_local <vscale x 16 x i8> @_Z14test_svtblq_s8u10__SVInt8_tu11__SVUint8_t
|
||
|
// CPP-CHECK-SAME: (<vscale x 16 x i8> [[ZN:%.*]], <vscale x 16 x i8> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CPP-CHECK-NEXT: entry:
|
||
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 16 x i8> @llvm.aarch64.sve.tblq.nxv16i8(<vscale x 16 x i8> [[ZN]], <vscale x 16 x i8> [[ZM]])
|
||
|
// CPP-CHECK-NEXT: ret <vscale x 16 x i8> [[TMP0]]
|
||
|
//
|
||
|
svint8_t test_svtblq_s8(svint8_t zn, svuint8_t zm) {
|
||
|
return SVE_ACLE_FUNC(svtblq, _s8,,)(zn, zm);
|
||
|
}
|
||
|
|
||
|
// CHECK-LABEL: define dso_local <vscale x 8 x i16> @test_svtblq_s16
|
||
|
// CHECK-SAME: (<vscale x 8 x i16> [[ZN:%.*]], <vscale x 8 x i16> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CHECK-NEXT: entry:
|
||
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x i16> @llvm.aarch64.sve.tblq.nxv8i16(<vscale x 8 x i16> [[ZN]], <vscale x 8 x i16> [[ZM]])
|
||
|
// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]
|
||
|
//
|
||
|
// CPP-CHECK-LABEL: define dso_local <vscale x 8 x i16> @_Z15test_svtblq_s16u11__SVInt16_tu12__SVUint16_t
|
||
|
// CPP-CHECK-SAME: (<vscale x 8 x i16> [[ZN:%.*]], <vscale x 8 x i16> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CPP-CHECK-NEXT: entry:
|
||
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x i16> @llvm.aarch64.sve.tblq.nxv8i16(<vscale x 8 x i16> [[ZN]], <vscale x 8 x i16> [[ZM]])
|
||
|
// CPP-CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]
|
||
|
//
|
||
|
svint16_t test_svtblq_s16(svint16_t zn, svuint16_t zm) {
|
||
|
return SVE_ACLE_FUNC(svtblq, _s16,,)(zn, zm);
|
||
|
}
|
||
|
|
||
|
// CHECK-LABEL: define dso_local <vscale x 4 x i32> @test_svtblq_s32
|
||
|
// CHECK-SAME: (<vscale x 4 x i32> [[ZN:%.*]], <vscale x 4 x i32> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CHECK-NEXT: entry:
|
||
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x i32> @llvm.aarch64.sve.tblq.nxv4i32(<vscale x 4 x i32> [[ZN]], <vscale x 4 x i32> [[ZM]])
|
||
|
// CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]
|
||
|
//
|
||
|
// CPP-CHECK-LABEL: define dso_local <vscale x 4 x i32> @_Z15test_svtblq_s32u11__SVInt32_tu12__SVUint32_t
|
||
|
// CPP-CHECK-SAME: (<vscale x 4 x i32> [[ZN:%.*]], <vscale x 4 x i32> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CPP-CHECK-NEXT: entry:
|
||
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x i32> @llvm.aarch64.sve.tblq.nxv4i32(<vscale x 4 x i32> [[ZN]], <vscale x 4 x i32> [[ZM]])
|
||
|
// CPP-CHECK-NEXT: ret <vscale x 4 x i32> [[TMP0]]
|
||
|
//
|
||
|
svint32_t test_svtblq_s32(svint32_t zn, svuint32_t zm) {
|
||
|
return SVE_ACLE_FUNC(svtblq, _s32,,)(zn, zm);
|
||
|
}
|
||
|
|
||
|
// CHECK-LABEL: define dso_local <vscale x 2 x i64> @test_svtblq_s64
|
||
|
// CHECK-SAME: (<vscale x 2 x i64> [[ZN:%.*]], <vscale x 2 x i64> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CHECK-NEXT: entry:
|
||
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.tblq.nxv2i64(<vscale x 2 x i64> [[ZN]], <vscale x 2 x i64> [[ZM]])
|
||
|
// CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]
|
||
|
//
|
||
|
// CPP-CHECK-LABEL: define dso_local <vscale x 2 x i64> @_Z15test_svtblq_s64u11__SVInt64_tu12__SVUint64_t
|
||
|
// CPP-CHECK-SAME: (<vscale x 2 x i64> [[ZN:%.*]], <vscale x 2 x i64> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CPP-CHECK-NEXT: entry:
|
||
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x i64> @llvm.aarch64.sve.tblq.nxv2i64(<vscale x 2 x i64> [[ZN]], <vscale x 2 x i64> [[ZM]])
|
||
|
// CPP-CHECK-NEXT: ret <vscale x 2 x i64> [[TMP0]]
|
||
|
//
|
||
|
svint64_t test_svtblq_s64(svint64_t zn, svuint64_t zm) {
|
||
|
return SVE_ACLE_FUNC(svtblq, _s64,,)(zn, zm);
|
||
|
}
|
||
|
|
||
|
// CHECK-LABEL: define dso_local <vscale x 8 x half> @test_svtblq_f16
|
||
|
// CHECK-SAME: (<vscale x 8 x half> [[ZN:%.*]], <vscale x 8 x i16> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CHECK-NEXT: entry:
|
||
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x half> @llvm.aarch64.sve.tblq.nxv8f16(<vscale x 8 x half> [[ZN]], <vscale x 8 x i16> [[ZM]])
|
||
|
// CHECK-NEXT: ret <vscale x 8 x half> [[TMP0]]
|
||
|
//
|
||
|
// CPP-CHECK-LABEL: define dso_local <vscale x 8 x half> @_Z15test_svtblq_f16u13__SVFloat16_tu12__SVUint16_t
|
||
|
// CPP-CHECK-SAME: (<vscale x 8 x half> [[ZN:%.*]], <vscale x 8 x i16> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CPP-CHECK-NEXT: entry:
|
||
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x half> @llvm.aarch64.sve.tblq.nxv8f16(<vscale x 8 x half> [[ZN]], <vscale x 8 x i16> [[ZM]])
|
||
|
// CPP-CHECK-NEXT: ret <vscale x 8 x half> [[TMP0]]
|
||
|
//
|
||
|
svfloat16_t test_svtblq_f16(svfloat16_t zn, svuint16_t zm) {
|
||
|
return SVE_ACLE_FUNC(svtblq, _f16,,)(zn, zm);
|
||
|
}
|
||
|
|
||
|
// CHECK-LABEL: define dso_local <vscale x 4 x float> @test_svtblq_f32
|
||
|
// CHECK-SAME: (<vscale x 4 x float> [[ZN:%.*]], <vscale x 4 x i32> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CHECK-NEXT: entry:
|
||
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x float> @llvm.aarch64.sve.tblq.nxv4f32(<vscale x 4 x float> [[ZN]], <vscale x 4 x i32> [[ZM]])
|
||
|
// CHECK-NEXT: ret <vscale x 4 x float> [[TMP0]]
|
||
|
//
|
||
|
// CPP-CHECK-LABEL: define dso_local <vscale x 4 x float> @_Z15test_svtblq_f32u13__SVFloat32_tu12__SVUint32_t
|
||
|
// CPP-CHECK-SAME: (<vscale x 4 x float> [[ZN:%.*]], <vscale x 4 x i32> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CPP-CHECK-NEXT: entry:
|
||
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 4 x float> @llvm.aarch64.sve.tblq.nxv4f32(<vscale x 4 x float> [[ZN]], <vscale x 4 x i32> [[ZM]])
|
||
|
// CPP-CHECK-NEXT: ret <vscale x 4 x float> [[TMP0]]
|
||
|
//
|
||
|
svfloat32_t test_svtblq_f32(svfloat32_t zn, svuint32_t zm) {
|
||
|
return SVE_ACLE_FUNC(svtblq, _f32,,)(zn, zm);
|
||
|
}
|
||
|
|
||
|
// CHECK-LABEL: define dso_local <vscale x 2 x double> @test_svtblq_f64
|
||
|
// CHECK-SAME: (<vscale x 2 x double> [[ZN:%.*]], <vscale x 2 x i64> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CHECK-NEXT: entry:
|
||
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x double> @llvm.aarch64.sve.tblq.nxv2f64(<vscale x 2 x double> [[ZN]], <vscale x 2 x i64> [[ZM]])
|
||
|
// CHECK-NEXT: ret <vscale x 2 x double> [[TMP0]]
|
||
|
//
|
||
|
// CPP-CHECK-LABEL: define dso_local <vscale x 2 x double> @_Z15test_svtblq_f64u13__SVFloat64_tu12__SVUint64_t
|
||
|
// CPP-CHECK-SAME: (<vscale x 2 x double> [[ZN:%.*]], <vscale x 2 x i64> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CPP-CHECK-NEXT: entry:
|
||
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 2 x double> @llvm.aarch64.sve.tblq.nxv2f64(<vscale x 2 x double> [[ZN]], <vscale x 2 x i64> [[ZM]])
|
||
|
// CPP-CHECK-NEXT: ret <vscale x 2 x double> [[TMP0]]
|
||
|
//
|
||
|
svfloat64_t test_svtblq_f64(svfloat64_t zn, svuint64_t zm) {
|
||
|
return SVE_ACLE_FUNC(svtblq, _f64,,)(zn, zm);
|
||
|
}
|
||
|
|
||
|
// CHECK-LABEL: define dso_local <vscale x 8 x bfloat> @test_svtblq_bf16
|
||
|
// CHECK-SAME: (<vscale x 8 x bfloat> [[ZN:%.*]], <vscale x 8 x i16> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CHECK-NEXT: entry:
|
||
|
// CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x bfloat> @llvm.aarch64.sve.tblq.nxv8bf16(<vscale x 8 x bfloat> [[ZN]], <vscale x 8 x i16> [[ZM]])
|
||
|
// CHECK-NEXT: ret <vscale x 8 x bfloat> [[TMP0]]
|
||
|
//
|
||
|
// CPP-CHECK-LABEL: define dso_local <vscale x 8 x bfloat> @_Z16test_svtblq_bf16u14__SVBfloat16_tu12__SVUint16_t
|
||
|
// CPP-CHECK-SAME: (<vscale x 8 x bfloat> [[ZN:%.*]], <vscale x 8 x i16> [[ZM:%.*]]) #[[ATTR0]] {
|
||
|
// CPP-CHECK-NEXT: entry:
|
||
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = tail call <vscale x 8 x bfloat> @llvm.aarch64.sve.tblq.nxv8bf16(<vscale x 8 x bfloat> [[ZN]], <vscale x 8 x i16> [[ZM]])
|
||
|
// CPP-CHECK-NEXT: ret <vscale x 8 x bfloat> [[TMP0]]
|
||
|
//
|
||
|
svbfloat16_t test_svtblq_bf16(svbfloat16_t zn, svuint16_t zm) {
|
||
|
return SVE_ACLE_FUNC(svtblq, _bf16,,)(zn, zm);
|
||
|
}
|