101 lines
2.9 KiB
Text
101 lines
2.9 KiB
Text
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 2
|
||
|
|
# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1031 -run-pass=register-coalescer -verify-coalescing -o - %s | FileCheck %s
|
||
|
|
|
||
|
|
# Testcase variants from
|
||
|
|
# liveout-implicit-def-subreg-redef-blender-verifier-error.mir which
|
||
|
|
# hit other verifier errors after coalescing.
|
||
|
|
|
||
|
|
# Same as previous, except the initial value isn't an implicit_def
|
||
|
|
---
|
||
|
|
name: liveout_defined_register_redefine_sub0_implicit_def
|
||
|
|
tracksRegLiveness: true
|
||
|
|
body: |
|
||
|
|
; CHECK-LABEL: name: liveout_defined_register_redefine_sub0_implicit_def
|
||
|
|
; CHECK: bb.0:
|
||
|
|
; CHECK-NEXT: successors: %bb.2(0x40000000), %bb.1(0x40000000)
|
||
|
|
; CHECK-NEXT: {{ $}}
|
||
|
|
; CHECK-NEXT: S_CBRANCH_SCC0 %bb.2, implicit undef $scc
|
||
|
|
; CHECK-NEXT: {{ $}}
|
||
|
|
; CHECK-NEXT: bb.1:
|
||
|
|
; CHECK-NEXT: successors: %bb.3(0x80000000)
|
||
|
|
; CHECK-NEXT: {{ $}}
|
||
|
|
; CHECK-NEXT: S_NOP 0, implicit-def %0
|
||
|
|
; CHECK-NEXT: undef %1.sub0:sgpr_128 = S_MOV_B32 0
|
||
|
|
; CHECK-NEXT: S_BRANCH %bb.3
|
||
|
|
; CHECK-NEXT: {{ $}}
|
||
|
|
; CHECK-NEXT: bb.2:
|
||
|
|
; CHECK-NEXT: successors: %bb.3(0x80000000)
|
||
|
|
; CHECK-NEXT: {{ $}}
|
||
|
|
; CHECK-NEXT: undef %0.sub0:sgpr_128 = IMPLICIT_DEF
|
||
|
|
; CHECK-NEXT: undef %1.sub0:sgpr_128 = IMPLICIT_DEF
|
||
|
|
; CHECK-NEXT: {{ $}}
|
||
|
|
; CHECK-NEXT: bb.3:
|
||
|
|
; CHECK-NEXT: S_NOP 0, implicit %0
|
||
|
|
; CHECK-NEXT: S_NOP 0, implicit %1.sub0
|
||
|
|
; CHECK-NEXT: S_ENDPGM 0
|
||
|
|
bb.0:
|
||
|
|
S_CBRANCH_SCC0 %bb.2, implicit undef $scc
|
||
|
|
|
||
|
|
bb.1:
|
||
|
|
S_NOP 0, implicit-def %0:sgpr_128
|
||
|
|
%1:sgpr_32 = S_MOV_B32 0
|
||
|
|
S_BRANCH %bb.3
|
||
|
|
|
||
|
|
bb.2:
|
||
|
|
undef %0.sub0:sgpr_128 = IMPLICIT_DEF
|
||
|
|
%1:sgpr_32 = COPY %0.sub0
|
||
|
|
|
||
|
|
bb.3:
|
||
|
|
S_NOP 0, implicit %0
|
||
|
|
S_NOP 0, implicit %1
|
||
|
|
S_ENDPGM 0
|
||
|
|
|
||
|
|
...
|
||
|
|
|
||
|
|
# Compare with first
|
||
|
|
---
|
||
|
|
name: second_def_is_real
|
||
|
|
tracksRegLiveness: true
|
||
|
|
body: |
|
||
|
|
; CHECK-LABEL: name: second_def_is_real
|
||
|
|
; CHECK: bb.0:
|
||
|
|
; CHECK-NEXT: successors: %bb.2(0x40000000), %bb.1(0x40000000)
|
||
|
|
; CHECK-NEXT: {{ $}}
|
||
|
|
; CHECK-NEXT: S_CBRANCH_SCC0 %bb.2, implicit undef $scc
|
||
|
|
; CHECK-NEXT: {{ $}}
|
||
|
|
; CHECK-NEXT: bb.1:
|
||
|
|
; CHECK-NEXT: successors: %bb.3(0x80000000)
|
||
|
|
; CHECK-NEXT: {{ $}}
|
||
|
|
; CHECK-NEXT: S_NOP 0, implicit-def %0
|
||
|
|
; CHECK-NEXT: [[S_MOV_B32_:%[0-9]+]]:sgpr_32 = S_MOV_B32 0
|
||
|
|
; CHECK-NEXT: S_BRANCH %bb.3
|
||
|
|
; CHECK-NEXT: {{ $}}
|
||
|
|
; CHECK-NEXT: bb.2:
|
||
|
|
; CHECK-NEXT: successors: %bb.3(0x80000000)
|
||
|
|
; CHECK-NEXT: {{ $}}
|
||
|
|
; CHECK-NEXT: undef %0.sub0:sgpr_128 = S_MOV_B32 123
|
||
|
|
; CHECK-NEXT: [[S_MOV_B32_1:%[0-9]+]]:sgpr_32 = S_MOV_B32 123
|
||
|
|
; CHECK-NEXT: {{ $}}
|
||
|
|
; CHECK-NEXT: bb.3:
|
||
|
|
; CHECK-NEXT: S_NOP 0, implicit %0
|
||
|
|
; CHECK-NEXT: S_NOP 0, implicit [[S_MOV_B32_1]]
|
||
|
|
; CHECK-NEXT: S_ENDPGM 0
|
||
|
|
bb.0:
|
||
|
|
S_CBRANCH_SCC0 %bb.2, implicit undef $scc
|
||
|
|
|
||
|
|
bb.1:
|
||
|
|
S_NOP 0, implicit-def %0:sgpr_128
|
||
|
|
%1:sgpr_32 = S_MOV_B32 0
|
||
|
|
S_BRANCH %bb.3
|
||
|
|
|
||
|
|
bb.2:
|
||
|
|
undef %0.sub0:sgpr_128 = S_MOV_B32 123
|
||
|
|
%1:sgpr_32 = COPY %0.sub0
|
||
|
|
|
||
|
|
bb.3:
|
||
|
|
S_NOP 0, implicit %0
|
||
|
|
S_NOP 0, implicit %1
|
||
|
|
S_ENDPGM 0
|
||
|
|
|
||
|
|
...
|