bolt/deps/llvm-18.1.8/llvm/test/CodeGen/ARM/useaa.ll

29 lines
926 B
LLVM
Raw Normal View History

2025-02-14 19:21:04 +01:00
; RUN: llc < %s -mtriple=armv8r-eabi -mcpu=cortex-r52 | FileCheck %s --check-prefix=CHECK --check-prefix=USEAA
; RUN: llc < %s -mtriple=armv7m-eabi -mcpu=cortex-m4 | FileCheck %s --check-prefix=CHECK --check-prefix=USEAA
; RUN: llc < %s -mtriple=armv8m-eabi -mcpu=cortex-m33 | FileCheck %s --check-prefix=CHECK --check-prefix=USEAA
; RUN: llc < %s -mtriple=armv8r-eabi -mcpu=generic | FileCheck %s --check-prefix=CHECK --check-prefix=GENERIC
; Check we use AA during codegen, so can interleave these loads/stores.
; CHECK-LABEL: test
; GENERIC: ldr
; GENERIC: ldr
; GENERIC: str
; GENERIC: str
; USEAA: ldr
; USEAA: ldr
; USEAA: str
; USEAA: str
define void @test(ptr nocapture %a, ptr noalias nocapture %b) {
entry:
%0 = load i32, ptr %a, align 4
%add = add nsw i32 %0, 10
store i32 %add, ptr %a, align 4
%1 = load i32, ptr %b, align 4
%add2 = add nsw i32 %1, 20
store i32 %add2, ptr %b, align 4
ret void
}