bolt/deps/llvm-18.1.8/llvm/test/CodeGen/Hexagon/generic-cpu.ll

8 lines
142 B
LLVM
Raw Normal View History

2025-02-14 19:21:04 +01:00
; RUN: llc -mtriple=hexagon-unknown-elf -mcpu=generic < %s | FileCheck %s
; CHECK-NOT: invalid CPU
define i32 @test(i32 %a) {
ret i32 0
}