bolt/deps/llvm-18.1.8/llvm/test/CodeGen/Hexagon/storerd-io-over-rr.ll

13 lines
328 B
LLVM
Raw Normal View History

2025-02-14 19:21:04 +01:00
; RUN: llc -march=hexagon < %s | FileCheck %s
; Check for memd(base + #offset), instead of memd(base + reg<<#c).
; CHECK: memd(r{{[0-9]+}}+#
define void @fred(i32 %p, i64 %v) #0 {
%t0 = add i32 %p, 4
%t1 = inttoptr i32 %t0 to ptr
store i64 %v, ptr %t1
ret void
}
attributes #0 = { nounwind "target-cpu"="hexagonv60" }