55 lines
1.5 KiB
LLVM
55 lines
1.5 KiB
LLVM
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||
|
; RUN: llc -mtriple=powerpc64-- -mcpu=pwr5 -verify-machineinstrs < %s | \
|
||
|
; RUN: FileCheck %s
|
||
|
define void @bs(ptr %p) {
|
||
|
; CHECK-LABEL: bs:
|
||
|
; CHECK: # %bb.0:
|
||
|
; CHECK-NEXT: li 4, 4
|
||
|
; CHECK-NEXT: lwbrx 5, 0, 3
|
||
|
; CHECK-NEXT: lwbrx 4, 3, 4
|
||
|
; CHECK-NEXT: rldimi 5, 4, 32, 0
|
||
|
; CHECK-NEXT: std 5, 0(3)
|
||
|
; CHECK-NEXT: blr
|
||
|
%x = load i64, ptr %p, align 8
|
||
|
%b = call i64 @llvm.bswap.i64(i64 %x)
|
||
|
store i64 %b, ptr %p, align 8
|
||
|
ret void
|
||
|
}
|
||
|
|
||
|
define i64 @volatile_ld(ptr %p) {
|
||
|
; CHECK-LABEL: volatile_ld:
|
||
|
; CHECK: # %bb.0:
|
||
|
; CHECK-NEXT: ld 4, 0(3)
|
||
|
; CHECK-NEXT: rotldi 5, 4, 16
|
||
|
; CHECK-NEXT: rotldi 3, 4, 8
|
||
|
; CHECK-NEXT: rldimi 3, 5, 8, 48
|
||
|
; CHECK-NEXT: rotldi 5, 4, 24
|
||
|
; CHECK-NEXT: rldimi 3, 5, 16, 40
|
||
|
; CHECK-NEXT: rotldi 5, 4, 32
|
||
|
; CHECK-NEXT: rldimi 3, 5, 24, 32
|
||
|
; CHECK-NEXT: rotldi 5, 4, 48
|
||
|
; CHECK-NEXT: rldimi 3, 5, 40, 16
|
||
|
; CHECK-NEXT: rotldi 5, 4, 56
|
||
|
; CHECK-NEXT: rldimi 3, 5, 48, 8
|
||
|
; CHECK-NEXT: rldimi 3, 4, 56, 0
|
||
|
; CHECK-NEXT: blr
|
||
|
%x = load volatile i64, ptr %p, align 8
|
||
|
%b = call i64 @llvm.bswap.i64(i64 %x)
|
||
|
ret i64 %b
|
||
|
}
|
||
|
|
||
|
define i64 @misaligned_ld(ptr %p) {
|
||
|
; CHECK-LABEL: misaligned_ld:
|
||
|
; CHECK: # %bb.0:
|
||
|
; CHECK-NEXT: li 4, 4
|
||
|
; CHECK-NEXT: lwbrx 4, 3, 4
|
||
|
; CHECK-NEXT: lwbrx 3, 0, 3
|
||
|
; CHECK-NEXT: rldimi 3, 4, 32, 0
|
||
|
; CHECK-NEXT: blr
|
||
|
%x = load i64, ptr %p, align 1
|
||
|
%b = call i64 @llvm.bswap.i64(i64 %x)
|
||
|
ret i64 %b
|
||
|
}
|
||
|
|
||
|
declare i64 @llvm.bswap.i64(i64) #2
|