bolt/deps/llvm-18.1.8/llvm/test/TableGen/empty-psets.td

16 lines
373 B
TableGen
Raw Normal View History

2025-02-14 19:21:04 +01:00
// RUN: not llvm-tblgen -gen-register-info -I %p/../../include -I %p/Common %s 2>&1 | FileCheck %s
// Negative test to check empty Psets for a target.
include "llvm/Target/Target.td"
def R : Register<"r">;
def R_32 : RegisterClass<"MyTarget", [i32], 32, (add R)> {
let GeneratePressureSet = 0;
}
def MyTarget : Target;
// CHECK: error: RegUnitSets cannot be empty!