672 lines
45 KiB
ArmAsm
672 lines
45 KiB
ArmAsm
|
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
|
||
|
|
# RUN: llvm-mca -mtriple=riscv64 -mcpu=sifive-x280 -iterations=1 < %s | FileCheck %s
|
||
|
|
|
||
|
|
# Single-Width Integer Reductions
|
||
|
|
vsetvli zero, zero, e8, mf8, tu, mu
|
||
|
|
vredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, mf4, tu, mu
|
||
|
|
vredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, mf2, tu, mu
|
||
|
|
vredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, m1, tu, mu
|
||
|
|
vredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, m2, tu, mu
|
||
|
|
vredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, m4, tu, mu
|
||
|
|
vredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, m8, tu, mu
|
||
|
|
vredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
vredand.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
vredand.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
vredand.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
vredand.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
vredand.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
vredand.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
vredor.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
vredor.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
vredor.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
vredor.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
vredor.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m1, tu, mu
|
||
|
|
vredxor.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m2, tu, mu
|
||
|
|
vredxor.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m4, tu, mu
|
||
|
|
vredxor.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m8, tu, mu
|
||
|
|
vredxor.vs v4, v8, v12
|
||
|
|
# Single-Width Integer Min/Max Reductions
|
||
|
|
vsetvli zero, zero, e8, mf8, tu, mu
|
||
|
|
vredmaxu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, mf4, tu, mu
|
||
|
|
vredmaxu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, mf2, tu, mu
|
||
|
|
vredmaxu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, m1, tu, mu
|
||
|
|
vredmaxu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, m2, tu, mu
|
||
|
|
vredmaxu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, m4, tu, mu
|
||
|
|
vredmaxu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, m8, tu, mu
|
||
|
|
vredmaxu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
vredmax.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
vredmax.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
vredmax.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
vredmax.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
vredmax.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
vredmax.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
vredminu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
vredminu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
vredminu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
vredminu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
vredminu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m1, tu, mu
|
||
|
|
vredmin.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m2, tu, mu
|
||
|
|
vredmin.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m4, tu, mu
|
||
|
|
vredmin.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m8, tu, mu
|
||
|
|
vredmin.vs v4, v8, v12
|
||
|
|
# Widening Integer Reductions
|
||
|
|
vsetvli zero, zero, e8, mf8, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, mf4, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, mf2, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, m1, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, m2, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, m4, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e8, m8, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
vwredsumu.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
vwredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
vwredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
vwredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
vwredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
vwredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m1, tu, mu
|
||
|
|
vwredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m2, tu, mu
|
||
|
|
vwredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m4, tu, mu
|
||
|
|
vwredsum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m8, tu, mu
|
||
|
|
vwredsum.vs v4, v8, v12
|
||
|
|
|
||
|
|
# Vector Single-Width FP Reduction Instructions
|
||
|
|
# vfwredosum.vs
|
||
|
|
# SEW will not be e8, or e64
|
||
|
|
# LMUL will not be mf8
|
||
|
|
vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
vfwredosum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
vfwredosum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
vfwredosum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
vfwredosum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
vfwredosum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
vfwredosum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
vfwredosum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
vfwredosum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
vfwredosum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
vfwredosum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
vfwredosum.vs v4, v8, v12
|
||
|
|
# vfwredusum.vs
|
||
|
|
vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
vfwredusum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
vfwredusum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
vfwredusum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
vfwredusum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
vfwredusum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
vfwredusum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
vfwredusum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
vfwredusum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
vfwredusum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
vfwredusum.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
vfwredusum.vs v4, v8, v12
|
||
|
|
|
||
|
|
# Single Width Floating Point Min/Max Reductions
|
||
|
|
# SEW wont be e8
|
||
|
|
# LMUL wont be mf8
|
||
|
|
vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
vfredmax.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
vfredmax.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
vfredmax.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
vfredmax.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
vfredmax.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
vfredmax.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
vfredmin.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
vfredmin.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
vfredmin.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
vfredmin.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
vfredmin.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m1, tu, mu
|
||
|
|
vfredmin.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m2, tu, mu
|
||
|
|
vfredmin.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m4, tu, mu
|
||
|
|
vfredmin.vs v4, v8, v12
|
||
|
|
vsetvli zero, zero, e64, m8, tu, mu
|
||
|
|
vfredmin.vs v4, v8, v12
|
||
|
|
|
||
|
|
# CHECK: Iterations: 1
|
||
|
|
# CHECK-NEXT: Instructions: 206
|
||
|
|
# CHECK-NEXT: Total Cycles: 8746
|
||
|
|
# CHECK-NEXT: Total uOps: 206
|
||
|
|
|
||
|
|
# CHECK: Dispatch Width: 2
|
||
|
|
# CHECK-NEXT: uOps Per Cycle: 0.02
|
||
|
|
# CHECK-NEXT: IPC: 0.02
|
||
|
|
# CHECK-NEXT: Block RThroughput: 8743.0
|
||
|
|
|
||
|
|
# CHECK: Instruction Info:
|
||
|
|
# CHECK-NEXT: [1]: #uOps
|
||
|
|
# CHECK-NEXT: [2]: Latency
|
||
|
|
# CHECK-NEXT: [3]: RThroughput
|
||
|
|
# CHECK-NEXT: [4]: MayLoad
|
||
|
|
# CHECK-NEXT: [5]: MayStore
|
||
|
|
# CHECK-NEXT: [6]: HasSideEffects (U)
|
||
|
|
|
||
|
|
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, mf8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 46 47.00 vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 46 47.00 vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 46 47.00 vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 47 48.00 vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 49 50.00 vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 53 54.00 vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 61 62.00 vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 41 42.00 vredand.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 41 42.00 vredand.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 42 43.00 vredand.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 44 45.00 vredand.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 48 49.00 vredand.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 56 57.00 vredand.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 36 37.00 vredor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 37 38.00 vredor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 39 40.00 vredor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 43 44.00 vredor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 51 52.00 vredor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 32 33.00 vredxor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 34 35.00 vredxor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 38 39.00 vredxor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 46 47.00 vredxor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, mf8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 46 47.00 vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 46 47.00 vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 46 47.00 vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 47 48.00 vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 49 50.00 vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 53 54.00 vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 61 62.00 vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 41 42.00 vredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 41 42.00 vredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 42 43.00 vredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 44 45.00 vredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 48 49.00 vredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 56 57.00 vredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 36 37.00 vredminu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 37 38.00 vredminu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 39 40.00 vredminu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 43 44.00 vredminu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 51 52.00 vredminu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 32 33.00 vredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 34 35.00 vredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 38 39.00 vredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 46 47.00 vredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, mf8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 46 47.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 46 47.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 46 47.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 47 48.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 49 50.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 53 54.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e8, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 61 62.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 41 42.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 41 42.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 42 43.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 44 45.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 48 49.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 56 57.00 vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 36 37.00 vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 37 38.00 vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 39 40.00 vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 43 44.00 vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 51 52.00 vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 61 62.00 vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 61 62.00 vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 61 62.00 vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 61 62.00 vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 48 49.00 vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 96 97.00 vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 192 193.00 vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 384 385.00 vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 768 769.00 vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 1536 1537.00 vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 48 49.00 vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 96 97.00 vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 192 193.00 vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 384 385.00 vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 768 769.00 vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 41 42.00 vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 41 42.00 vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 42 43.00 vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 44 45.00 vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 48 49.00 vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 56 57.00 vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 36 37.00 vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 37 38.00 vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 39 40.00 vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 43 44.00 vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 51 52.00 vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 41 42.00 vfredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 41 42.00 vfredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 42 43.00 vfredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 44 45.00 vfredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 48 49.00 vfredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 56 57.00 vfredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 36 37.00 vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 37 38.00 vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 39 40.00 vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 43 44.00 vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 51 52.00 vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m1, tu, mu
|
||
|
|
# CHECK-NEXT: 1 32 33.00 vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m2, tu, mu
|
||
|
|
# CHECK-NEXT: 1 34 35.00 vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m4, tu, mu
|
||
|
|
# CHECK-NEXT: 1 38 39.00 vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: 1 3 1.00 U vsetvli zero, zero, e64, m8, tu, mu
|
||
|
|
# CHECK-NEXT: 1 46 47.00 vfredmin.vs v4, v8, v12
|
||
|
|
|
||
|
|
# CHECK: Resources:
|
||
|
|
# CHECK-NEXT: [0] - SiFive7FDiv
|
||
|
|
# CHECK-NEXT: [1] - SiFive7IDiv
|
||
|
|
# CHECK-NEXT: [2] - SiFive7PipeA
|
||
|
|
# CHECK-NEXT: [3] - SiFive7PipeB
|
||
|
|
# CHECK-NEXT: [4] - SiFive7VA
|
||
|
|
# CHECK-NEXT: [5] - SiFive7VCQ
|
||
|
|
# CHECK-NEXT: [6] - SiFive7VL
|
||
|
|
# CHECK-NEXT: [7] - SiFive7VS
|
||
|
|
|
||
|
|
# CHECK: Resource pressure per iteration:
|
||
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7]
|
||
|
|
# CHECK-NEXT: - - 103.00 - 8743.00 103.00 - -
|
||
|
|
|
||
|
|
# CHECK: Resource pressure by instruction:
|
||
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] Instructions:
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, mf8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 47.00 1.00 - - vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 47.00 1.00 - - vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 47.00 1.00 - - vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 48.00 1.00 - - vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 50.00 1.00 - - vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 54.00 1.00 - - vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 62.00 1.00 - - vredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 42.00 1.00 - - vredand.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 42.00 1.00 - - vredand.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 43.00 1.00 - - vredand.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 45.00 1.00 - - vredand.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 49.00 1.00 - - vredand.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 57.00 1.00 - - vredand.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vredor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 38.00 1.00 - - vredor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 40.00 1.00 - - vredor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 44.00 1.00 - - vredor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 52.00 1.00 - - vredor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 33.00 1.00 - - vredxor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 35.00 1.00 - - vredxor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 39.00 1.00 - - vredxor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 47.00 1.00 - - vredxor.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, mf8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 47.00 1.00 - - vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 47.00 1.00 - - vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 47.00 1.00 - - vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 48.00 1.00 - - vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 50.00 1.00 - - vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 54.00 1.00 - - vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 62.00 1.00 - - vredmaxu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 42.00 1.00 - - vredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 42.00 1.00 - - vredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 43.00 1.00 - - vredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 45.00 1.00 - - vredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 49.00 1.00 - - vredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 57.00 1.00 - - vredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vredminu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 38.00 1.00 - - vredminu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 40.00 1.00 - - vredminu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 44.00 1.00 - - vredminu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 52.00 1.00 - - vredminu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 33.00 1.00 - - vredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 35.00 1.00 - - vredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 39.00 1.00 - - vredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 47.00 1.00 - - vredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, mf8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 47.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 47.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 47.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 48.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 50.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 54.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 62.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 42.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 42.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 43.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 45.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 49.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 57.00 1.00 - - vwredsumu.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 38.00 1.00 - - vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 40.00 1.00 - - vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 44.00 1.00 - - vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 52.00 1.00 - - vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 62.00 1.00 - - vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 62.00 1.00 - - vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 62.00 1.00 - - vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 62.00 1.00 - - vwredsum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 49.00 1.00 - - vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 97.00 1.00 - - vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 193.00 1.00 - - vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 385.00 1.00 - - vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 769.00 1.00 - - vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 1537.00 1.00 - - vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 49.00 1.00 - - vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 97.00 1.00 - - vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 193.00 1.00 - - vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 385.00 1.00 - - vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 769.00 1.00 - - vfwredosum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 42.00 1.00 - - vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 42.00 1.00 - - vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 43.00 1.00 - - vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 45.00 1.00 - - vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 49.00 1.00 - - vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 57.00 1.00 - - vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 38.00 1.00 - - vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 40.00 1.00 - - vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 44.00 1.00 - - vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 52.00 1.00 - - vfwredusum.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 42.00 1.00 - - vfredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 42.00 1.00 - - vfredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 43.00 1.00 - - vfredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 45.00 1.00 - - vfredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 49.00 1.00 - - vfredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 57.00 1.00 - - vfredmax.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, mf2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 38.00 1.00 - - vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 40.00 1.00 - - vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 44.00 1.00 - - vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 52.00 1.00 - - vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m1, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 33.00 1.00 - - vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m2, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 35.00 1.00 - - vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m4, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 39.00 1.00 - - vfredmin.vs v4, v8, v12
|
||
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m8, tu, mu
|
||
|
|
# CHECK-NEXT: - - - - 47.00 1.00 - - vfredmin.vs v4, v8, v12
|