45 lines
1.9 KiB
ArmAsm
45 lines
1.9 KiB
ArmAsm
|
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
|
||
|
|
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=sapphirerapids -instruction-tables < %s | FileCheck %s
|
||
|
|
|
||
|
|
rdrand %ax
|
||
|
|
rdrand %eax
|
||
|
|
rdrand %rax
|
||
|
|
|
||
|
|
# CHECK: Instruction Info:
|
||
|
|
# CHECK-NEXT: [1]: #uOps
|
||
|
|
# CHECK-NEXT: [2]: Latency
|
||
|
|
# CHECK-NEXT: [3]: RThroughput
|
||
|
|
# CHECK-NEXT: [4]: MayLoad
|
||
|
|
# CHECK-NEXT: [5]: MayStore
|
||
|
|
# CHECK-NEXT: [6]: HasSideEffects (U)
|
||
|
|
|
||
|
|
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
|
||
|
|
# CHECK-NEXT: 25 1386 7.00 U rdrandw %ax
|
||
|
|
# CHECK-NEXT: 25 100 7.00 U rdrandl %eax
|
||
|
|
# CHECK-NEXT: 25 100 7.00 U rdrandq %rax
|
||
|
|
|
||
|
|
# CHECK: Resources:
|
||
|
|
# CHECK-NEXT: [0] - SPRPort00
|
||
|
|
# CHECK-NEXT: [1] - SPRPort01
|
||
|
|
# CHECK-NEXT: [2] - SPRPort02
|
||
|
|
# CHECK-NEXT: [3] - SPRPort03
|
||
|
|
# CHECK-NEXT: [4] - SPRPort04
|
||
|
|
# CHECK-NEXT: [5] - SPRPort05
|
||
|
|
# CHECK-NEXT: [6] - SPRPort06
|
||
|
|
# CHECK-NEXT: [7] - SPRPort07
|
||
|
|
# CHECK-NEXT: [8] - SPRPort08
|
||
|
|
# CHECK-NEXT: [9] - SPRPort09
|
||
|
|
# CHECK-NEXT: [10] - SPRPort10
|
||
|
|
# CHECK-NEXT: [11] - SPRPort11
|
||
|
|
# CHECK-NEXT: [12] - SPRPortInvalid
|
||
|
|
|
||
|
|
# CHECK: Resource pressure per iteration:
|
||
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12]
|
||
|
|
# CHECK-NEXT: 17.30 27.30 1.00 1.00 - 14.30 11.30 - - - 1.80 1.00 -
|
||
|
|
|
||
|
|
# CHECK: Resource pressure by instruction:
|
||
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] Instructions:
|
||
|
|
# CHECK-NEXT: 5.77 9.10 0.33 0.33 - 4.77 3.77 - - - 0.60 0.33 - rdrandw %ax
|
||
|
|
# CHECK-NEXT: 5.77 9.10 0.33 0.33 - 4.77 3.77 - - - 0.60 0.33 - rdrandl %eax
|
||
|
|
# CHECK-NEXT: 5.77 9.10 0.33 0.33 - 4.77 3.77 - - - 0.60 0.33 - rdrandq %rax
|