53 lines
3.4 KiB
LLVM
53 lines
3.4 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
|
|
; RUN: opt < %s -passes='sroa<preserve-cfg>' -S | FileCheck %s --check-prefixes=CHECK
|
|
; RUN: opt < %s -passes='sroa<modify-cfg>' -S | FileCheck %s --check-prefixes=CHECK
|
|
|
|
; This test checks that SROA runs mem2reg on structure that contains
|
|
; homogeneous scalable vectors.
|
|
|
|
%struct.test = type { <vscale x 1 x i32>, <vscale x 1 x i32> }
|
|
|
|
define %struct.test @alloca(<vscale x 1 x i32> %x, <vscale x 1 x i32> %y) {
|
|
; CHECK-LABEL: @alloca(
|
|
; CHECK-NEXT: [[AGG0:%.*]] = insertvalue [[STRUCT_TEST:%.*]] undef, <vscale x 1 x i32> [[X:%.*]], 0
|
|
; CHECK-NEXT: [[AGG1:%.*]] = insertvalue [[STRUCT_TEST]] [[AGG0]], <vscale x 1 x i32> [[Y:%.*]], 1
|
|
; CHECK-NEXT: ret [[STRUCT_TEST]] [[AGG1]]
|
|
;
|
|
%addr = alloca %struct.test, align 4
|
|
%agg0 = insertvalue %struct.test undef, <vscale x 1 x i32> %x, 0
|
|
%agg1 = insertvalue %struct.test %agg0, <vscale x 1 x i32> %y, 1
|
|
store %struct.test %agg1, %struct.test* %addr, align 4
|
|
%val = load %struct.test, %struct.test* %addr, align 4
|
|
ret %struct.test %val
|
|
}
|
|
|
|
|
|
define { <vscale x 2 x i32>, <vscale x 2 x i32> } @return_tuple(<vscale x 2 x i32> %v_tuple.coerce0, <vscale x 2 x i32> %v_tuple.coerce1) {
|
|
; CHECK-LABEL: @return_tuple(
|
|
; CHECK-NEXT: entry:
|
|
; CHECK-NEXT: [[TMP0:%.*]] = insertvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } poison, <vscale x 2 x i32> [[V_TUPLE_COERCE0:%.*]], 0
|
|
; CHECK-NEXT: [[TMP1:%.*]] = insertvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } [[TMP0]], <vscale x 2 x i32> [[V_TUPLE_COERCE1:%.*]], 1
|
|
; CHECK-NEXT: [[COERCE_EXTRACT0:%.*]] = extractvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } [[TMP1]], 0
|
|
; CHECK-NEXT: [[COERCE_EXTRACT1:%.*]] = extractvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } [[TMP1]], 1
|
|
; CHECK-NEXT: [[CALL:%.*]] = call { <vscale x 2 x i32>, <vscale x 2 x i32> } @foo(<vscale x 2 x i32> [[COERCE_EXTRACT0]], <vscale x 2 x i32> [[COERCE_EXTRACT1]])
|
|
; CHECK-NEXT: ret { <vscale x 2 x i32>, <vscale x 2 x i32> } [[CALL]]
|
|
;
|
|
entry:
|
|
%v_tuple = alloca { <vscale x 2 x i32>, <vscale x 2 x i32> }, align 4
|
|
%v_tuple.addr = alloca { <vscale x 2 x i32>, <vscale x 2 x i32> }, align 4
|
|
%coerce = alloca { <vscale x 2 x i32>, <vscale x 2 x i32> }, align 4
|
|
%0 = insertvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } poison, <vscale x 2 x i32> %v_tuple.coerce0, 0
|
|
%1 = insertvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } %0, <vscale x 2 x i32> %v_tuple.coerce1, 1
|
|
store { <vscale x 2 x i32>, <vscale x 2 x i32> } %1, ptr %v_tuple, align 4
|
|
%v_tuple1 = load { <vscale x 2 x i32>, <vscale x 2 x i32> }, ptr %v_tuple, align 4
|
|
store { <vscale x 2 x i32>, <vscale x 2 x i32> } %v_tuple1, ptr %v_tuple.addr, align 4
|
|
%2 = load { <vscale x 2 x i32>, <vscale x 2 x i32> }, ptr %v_tuple.addr, align 4
|
|
store { <vscale x 2 x i32>, <vscale x 2 x i32> } %2, ptr %coerce, align 4
|
|
%coerce.tuple = load { <vscale x 2 x i32>, <vscale x 2 x i32> }, ptr %coerce, align 4
|
|
%coerce.extract0 = extractvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } %coerce.tuple, 0
|
|
%coerce.extract1 = extractvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } %coerce.tuple, 1
|
|
%call = call { <vscale x 2 x i32>, <vscale x 2 x i32> } @foo(<vscale x 2 x i32> %coerce.extract0, <vscale x 2 x i32> %coerce.extract1)
|
|
ret { <vscale x 2 x i32>, <vscale x 2 x i32> } %call
|
|
}
|
|
|
|
declare { <vscale x 2 x i32>, <vscale x 2 x i32> } @foo(<vscale x 2 x i32>, <vscale x 2 x i32>)
|