bolt/deps/llvm-18.1.8/llvm/test/CodeGen/AMDGPU/GlobalISel
2025-02-14 19:21:04 +01:00
..
add.v2i16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
add.vni16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
add_shl.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
addo.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
addsubu64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
amdgpu-irtranslator.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
amdgpu-prelegalizer-combiner-crash.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
andn2.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
artifact-combiner-anyext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
artifact-combiner-asserts.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
artifact-combiner-build-vector.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
artifact-combiner-concat-vectors.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
artifact-combiner-cse-leaves-dead-cast.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
artifact-combiner-extract.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
artifact-combiner-sext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
artifact-combiner-trunc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
artifact-combiner-unmerge-values.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
artifact-combiner-zext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
ashr.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
assert-align.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
atomic_load_local.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
atomic_optimizations_mul_one.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
atomic_store_local.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
atomicrmw_udec_wrap.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
atomicrmw_uinc_wrap.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
bool-legalization.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
br-constant-invalid-sgpr-copy.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
bswap.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
buffer-atomic-fadd.f32-no-rtn.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
buffer-atomic-fadd.f32-rtn.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
buffer-atomic-fadd.f64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
buffer-atomic-fadd.v2f16-no-rtn.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
buffer-atomic-fadd.v2f16-rtn.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
buffer-schedule.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
bug-legalization-artifact-combiner-dead-def.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
bug-legalization-artifact-combiner-dead-def.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
call-outgoing-stack-args.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
clamp-fmed3-const-combine.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
clamp-minmax-const-combine.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-add-nullptr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-add-to-ptradd.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-amdgpu-cvt-f32-ubyte.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-ashr-narrow.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-ext-legalizer.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fabs-fneg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fcanonicalize.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fma-add-ext-fma.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fma-add-ext-mul.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fma-add-fma-mul.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fma-add-mul-post-legalize.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fma-add-mul-pre-legalize.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fma-add-mul.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fma-sub-ext-mul.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fma-sub-ext-neg-mul.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fma-sub-mul.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fma-sub-neg-mul.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fma-unmerge-values.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fold-binop-into-select.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-foldable-fneg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fsh.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-fsub-fneg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-itofp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-lshr-narrow.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-or-redundant.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-redundant-and.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-redundant-neg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-rot.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-rsq.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-rsq.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-sext-inreg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-shift-imm-chain-illegal-types.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-shift-imm-chain-shlsat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-shift-imm-chain.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-shift-of-shifted-logic-shlsat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-shift-of-shifted-logic.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-shl-from-extend-narrow.postlegal.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-shl-from-extend-narrow.prelegal.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-shl-narrow.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-short-clamp.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-trunc-shift.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-urem-pow-2.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combine-zext-trunc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
combiner-crash.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
compute-num-sign-bits-med3.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
constant-bus-restriction.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
crash-stack-address-O0.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
cvt_f32_ubyte.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
dereferenceable-declaration.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
divergence-divergent-i1-phis-no-lane-mask-merging.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
divergence-divergent-i1-phis-no-lane-mask-merging.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
divergence-divergent-i1-used-outside-loop.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
divergence-divergent-i1-used-outside-loop.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
divergence-structurizer.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
divergence-structurizer.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
divergence-temporal-divergent-i1.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
divergence-temporal-divergent-i1.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
divergence-temporal-divergent-reg.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
divergence-temporal-divergent-reg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
divergent-control-flow.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
dropped_debug_info_assert.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
dummy-target.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
dynamic-alloca-divergent.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
dynamic-alloca-uniform.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
extractelement-stack-lower.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
extractelement.i8.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
extractelement.i16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
extractelement.i128.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
extractelement.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fdiv.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fdiv.f32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fdiv.f64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
flat-atomic-fadd.f32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
flat-atomic-fadd.f64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
flat-atomic-fadd.v2f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
flat-scratch-init.gfx.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
flat-scratch-init.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
flat-scratch.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
floor.f64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fma.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fmax_legacy.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fmed3-min-max-const-combine.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fmin_legacy.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fmul.v2f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fp-atomics-gfx940.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fp64-atomics-gfx90a.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fpow.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
frem.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fshl.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
fshr.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
function-returns.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
function-returns.v2i65.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
global-atomic-fadd.f32-no-rtn.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
global-atomic-fadd.f32-rtn.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
global-atomic-fadd.f64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
global-atomic-fadd.v2f16-no-rtn.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
global-atomic-fadd.v2f16-rtn.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
global-value.illegal.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
global-value.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
hip.extern.shared.array.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
i1-copy.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
image-waterfall-loop-O0.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
implicit-kernarg-backend-usage-global-isel.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inline-asm-mismatched-size.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inline-asm.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
insertelement-stack-lower.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
insertelement.i8.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
insertelement.i16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
insertelement.large.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
insertelement.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-abs.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-add.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-add.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.class.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.class.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.cos.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.cos.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.cvt.pk.i16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.cvt.pk.u16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.cvt.pknorm.i16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.cvt.pknorm.u16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.cvt.pkrtz.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.ds.swizzle.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.exp.compr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.exp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.fcmp.constants.w32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.fcmp.constants.w64.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.fmad.ftz.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.fmed3.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.fmed3.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.fract.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.fract.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.groupstaticsize.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.mbcnt.lo.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.mul.u24.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.mulhi.i24.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.mulhi.u24.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.rcp.legacy.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.rcp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.rcp.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.readfirstlane.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.reloc.constant.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.rsq.clamp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.rsq.legacy.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.rsq.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.rsq.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.s.barrier.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.s.sendmsg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.sffbh.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.sin.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgcn.sin.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgpu-atomic-cmpxchg-flat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgpu-atomic-cmpxchg-global.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgpu-ffbh-u32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgpu-ffbl-b32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-amdgpu-wave-address.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-and.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-anyext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-ashr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-ashr.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-ashr.v2s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-atomic-cmpxchg-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-atomic-cmpxchg-region.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-atomicrmw-add-flat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-atomicrmw-add-global.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-atomicrmw-fadd-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-atomicrmw-fadd-region.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-atomicrmw-xchg-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-atomicrmw-xchg-region.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-bitcast.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-bitreverse.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-br.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-brcond.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-bswap.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-build-vector-trunc.v2s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-build-vector.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-concat-vectors.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-constant.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-copy.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-ctlz-zero-undef.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-ctpop.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-cttz-zero-undef.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-extract-vector-elt.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-extract.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fabs.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fadd.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fadd.s32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fadd.s64.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fcanonicalize.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fceil.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fceil.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fcmp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fcmp.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fconstant.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fexp2.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-ffloor.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-ffloor.s32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-ffloor.s64.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fma.s32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fmad.s32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fmaxnum-ieee.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fmaxnum-ieee.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fmaxnum-ieee.v2s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fmaxnum.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fmaxnum.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fmaxnum.v2s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fminnum-ieee.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fminnum-ieee.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fminnum-ieee.v2s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fminnum.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fminnum.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fminnum.v2s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fmul.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fmul.v2s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fneg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fptosi.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fptoui.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fract.f64.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-frame-index.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-freeze.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-fshr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-i1-copy.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-icmp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-icmp.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-icmp.s64.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-implicit-def.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-insert-vector-elt.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-insert.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-intrinsic-trunc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-intrinsic-trunc.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-inttoptr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-load-atomic-flat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-load-atomic-global.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-load-atomic-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-load-constant.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-load-flat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-load-global-saddr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-load-global.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-load-global.s96.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-load-local-128.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-load-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-load-private.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-load-smrd.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-lshr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-lshr.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-lshr.v2s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-mad_64_32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-merge-values.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-mul.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-or.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-pattern-add3.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-pattern-and-or.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-pattern-or3.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-pattern-smed3.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-pattern-smed3.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-pattern-umed3.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-pattern-umed3.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-pattern-xor3.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-phi.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-pseudo-scalar-transcendental.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-ptr-add.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-ptrmask.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-ptrtoint.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-returnaddress.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-sbfx.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-scalar-float-sop1.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-scalar-float-sop2.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-scalar-float-sopc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-scalar-packed.xfail.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-select.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-sext-inreg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-sext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-sextload-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-shl.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-shl.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-shl.v2s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-sitofp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-smax.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-smin.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-smulh.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-stacksave-stackrestore.invalid.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-stacksave-stackrestore.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-store-atomic-flat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-store-atomic-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-store-flat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-store-global.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-store-global.s96.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-store-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-store-private.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-sub.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-trunc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-trunc.v2s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-uadde.gfx10.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-uadde.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-uaddo.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-ubfx.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-uitofp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-umax.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-umin.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-umulh.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-unmerge-values.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-usube.gfx10.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-usube.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-usubo.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-xor.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-zext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
inst-select-zextload-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslate-bf16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-amdgcn-cs-chain.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-amdgcn-sendmsg.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-amdgpu_kernel-system-sgprs.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-amdgpu_kernel.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-amdgpu_ps.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-amdgpu_vs.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-assert-align.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-atomicrmw.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-call-abi-attribute-hints.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-call-implicit-args.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-call-non-fixed.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-call-return-values.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-call-sret.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-call.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-constant-fold-vector-op.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-constantexpr.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-constrained-fp.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-fast-math-flags.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-fence.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-fixed-function-abi-vgpr-args.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-function-args.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-function-args.v2i65.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-getelementptr.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-indirect-call.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-inline-asm.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-invariant.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-memory-intrinsics.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-metadata.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-non-integral-address-spaces-vectors.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-non-integral-address-spaces.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-prefetch.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-ptrmask.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-readnone-intrinsic-callsite.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-sat.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-sibling-call.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-struct-return-intrinsics.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-tail-call.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
irtranslator-zext-vec-index.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
lds-global-value.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
lds-misaligned-bug.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
lds-relocs.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
lds-zero-initializer.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-abs.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-add.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-addrspacecast.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-amdgcn.if-invalid.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-amdgcn.if.xfail.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-amdgcn.rsq.clamp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-amdgcn.wavefrontsize.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-amdgcn.workitem.id.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-and.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-anyext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ashr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomic-cmpxchg-with-success.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomic-cmpxchg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-add.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-and.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-fadd-global.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-fadd-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-max.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-min.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-nand.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-or.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-sub.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-umax.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-umin.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-xchg-flat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-xchg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-atomicrmw-xor.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-bitcast.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-bitreverse.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-block-addr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-brcond.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-bswap.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-build-vector-splat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-build-vector-trunc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-build-vector.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-build-vector.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-concat-vectors.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-constant.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ctlz-zero-undef.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ctlz.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ctpop.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-cttz-zero-undef.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-cttz.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-extract-vector-elt.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-extract.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-extractelement-crash.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fabs.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fadd.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fcanonicalize.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fceil.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fcmp-s32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fcmp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fconstant.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fcopysign.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fcos.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fdiv.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fexp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fexp2.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ffloor.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-flog.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-flog2.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-flog10.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fma.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fmad.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fmad.s32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fmad.s64.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fmaxnum.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fminnum.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fmul.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fneg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fpext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fpow.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fpowi.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fptosi.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fptoui.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fptrunc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-freeze.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fshl.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fshr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fsin.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fsqrt.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-fsub.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-icmp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-implicit-def-s1025.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-implicit-def.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-insert-vector-elt.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-insert.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-intrinsic-amdgcn-fdiv-fast.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-intrinsic-round.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-intrinsic-trunc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-inttoptr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-jump-table.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-llvm.amdgcn.image.atomic.dim.a16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-llvm.amdgcn.image.dim.a16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-llvm.amdgcn.image.load.2d.d16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-llvm.amdgcn.image.load.2d.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-llvm.amdgcn.image.load.2darraymsaa.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-llvm.amdgcn.image.load.3d.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-llvm.amdgcn.image.sample.a16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-llvm.amdgcn.image.sample.d.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-llvm.amdgcn.image.sample.g16.a16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-llvm.amdgcn.image.sample.g16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-llvm.amdgcn.image.store.2d.d16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-llvm.amdgcn.s.buffer.load.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-load-constant-32bit.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-load-constant.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-load-flat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-load-global.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-load-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-load-memory-metadata.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-load-private.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-lshr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-memcpy.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-memcpyinline.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-memmove.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-memset.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-merge-values-build-vector.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-merge-values.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-mul.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-or.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-phi.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ptr-add.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ptrmask.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ptrtoint.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-rotl-rotr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sadde.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-saddo.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-saddsat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sbfx.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sdiv.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-select.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sext-inreg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sextload-constant-32bit.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sextload-flat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sextload-global.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sextload-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sextload-private.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-shl.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-shuffle-vector.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-shuffle-vector.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sitofp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-smax.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-smin.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-smulh.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-smulo.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-srem.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sshlsat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ssube.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ssubo.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ssubsat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-store-global.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-store.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-strict_fsub.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-sub.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-trap.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-trunc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-uadde.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-uaddo.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-uaddsat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ubfx.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-udiv.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-uitofp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-umax.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-umin.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-umulh.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-umulo.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-unmerge-values.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-urem.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-ushlsat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-usube.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-usubo.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-usubsat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-vector-args-gfx7.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-vector-args-gfx8-plus.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-xor.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-zext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-zextload-constant-32bit.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-zextload-flat.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-zextload-global.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-zextload-local.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
legalize-zextload-private.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.abs.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.ballot.i32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.ballot.i64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.dispatch.id.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.dispatch.ptr.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.div.fmas.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.div.scale.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.ds.fadd.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.ds.fmax.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.ds.fmin.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.end.cf.i32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.end.cf.i64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.fdot2.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.fmul.legacy.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.global.atomic.csub.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.global.atomic.fadd-with-ret.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.global.atomic.fadd.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.if.break.i32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.if.break.i64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.atomic.dim.a16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.atomic.dim.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.atomic.dim.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.gather4.a16.dim.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.gather4.dim.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.gather4.o.dim.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.getresinfo.a16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.getresinfo.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.load.1d.d16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.load.1d.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.load.2d.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.load.2darraymsaa.a16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.load.2darraymsaa.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.load.3d.a16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.load.3d.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.sample.cd.g16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.sample.g16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.store.2d.d16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.image.store.2d.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.implicit.ptr.buffer.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.interp.inreg.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.interp.p1.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.intersect_ray.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.is.private.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.is.shared.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.kernarg.segment.ptr.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.make.buffer.rsrc.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.mfma.gfx90a.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.mov.dpp.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.queue.ptr.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.buffer.atomic.add.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.buffer.atomic.cmpswap.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.buffer.atomic.fadd-with-ret.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.buffer.atomic.fadd.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.buffer.load.format.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.buffer.load.format.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.buffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.buffer.store.format.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.buffer.store.format.f32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.buffer.store.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.buffer.atomic.add.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.buffer.atomic.cmpswap.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.buffer.atomic.fadd-with-ret.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.buffer.atomic.fadd.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.buffer.load.format.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.buffer.load.format.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.buffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.buffer.store.format.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.buffer.store.format.f32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.buffer.store.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.tbuffer.load.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.tbuffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.tbuffer.store.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.tbuffer.store.i8.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.ptr.tbuffer.store.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.tbuffer.load.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.tbuffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.tbuffer.store.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.tbuffer.store.i8.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.raw.tbuffer.store.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.rsq.clamp.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.s.buffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.s.setreg.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.s.sleep.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.sbfe.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.sdot2.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.sdot4.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.sdot8.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.set.inactive.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.softwqm.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.buffer.atomic.add.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.buffer.atomic.cmpswap.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.buffer.atomic.fadd-with-ret.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.buffer.atomic.fadd.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.buffer.load.format.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.buffer.load.format.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.buffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.buffer.store.format.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.buffer.store.format.f32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.buffer.store.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.ptr.buffer.atomic.add.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.ptr.buffer.atomic.cmpswap.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.ptr.buffer.atomic.fadd-with-ret.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.ptr.buffer.atomic.fadd.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.ptr.buffer.load.format.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.ptr.buffer.load.format.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.ptr.buffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.ptr.buffer.store.format.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.ptr.buffer.store.format.f32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.ptr.buffer.store.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.ptr.tbuffer.load.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.ptr.tbuffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.tbuffer.load.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.struct.tbuffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.sudot4.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.sudot8.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.trig.preop.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.ubfe.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.udot2.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.udot4.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.udot8.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.update.dpp.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.wmma_32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.wmma_64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.workgroup.id.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.workitem.id.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.wqm.demote.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.wqm.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.writelane.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.amdgcn.wwm.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.memcpy.inline.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.memcpy.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.memmove.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.memset.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
llvm.powi.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
load-constant.96.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
load-constant32bit.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
load-local.96.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
load-local.128.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
load-unaligned.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
localizer-wrong-insert-point.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
localizer.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
lshr.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
memory-legalizer-atomic-fence.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
merge-buffer-stores.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
minmaxabs.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
mubuf-global.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
mul-known-bits.i64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
mul-known-bits.i64.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
mul.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
mul.v2i16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
no-cse-nonlocal-convergent-instrs.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
no-legalize-atomic.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
non-entry-alloca.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
orn2.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizer-combiner-buildvector-identities.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizer-combiner-divrem.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizer-combiner-fcanonicalize.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizer-combiner-freeze.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizer-combiner-reassoc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizer-combiner-sextload-from-sextinreg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizer-combiner-trunc-bitcast-buildvector.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizer-combiner-unmerge-undef.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizer-combiner-zextload-from-and.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizercombiner-and.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizercombiner-ashr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizercombiner-load-and-mask.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizercombiner-lshr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizercombiner-mul.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizercombiner-sbfx.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizercombiner-select.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizercombiner-shl.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
postlegalizercombiner-ubfx.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
prelegalizer-combiner-divrem.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
prelegalizer-combiner-fptrunc_fpext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
prelegalizer-combiner-redundant-bitcast.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
prelegalizer-combiner-sext_inreg-to-and.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankcombiner-clamp-fmed3-const.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankcombiner-clamp-minmax-const.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankcombiner-fmed3-minmax-const.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankcombiner-smed3.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankcombiner-umed3.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-abs.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-add.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-add.s32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-add.v2s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn-exp-compr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn-exp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn-s-buffer-load.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.ballot.i64.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.class.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.cvt.pkrtz.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.div.fmas.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.div.scale.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.ds.append.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.ds.bpermute.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.ds.consume.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.ds.gws.init.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.ds.gws.sema.v.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.ds.ordered.add.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.ds.ordered.swap.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.ds.permute.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.ds.swizzle.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.else.32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.else.64.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.fcmp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.fmul.legacy.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.groupstaticsize.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.icmp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.image.load.1d.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.image.sample.1d.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.interp.mov.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.interp.p1.f16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.interp.p1.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.interp.p2.f16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.interp.p2.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.kernarg.segment.ptr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.kill.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.lds.direct.load.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.lds.param.load.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.live.mask.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.mfma.gfx90a.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.mfma.gfx940.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.mfma.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.ps.live.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.raw.buffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.raw.ptr.buffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.readfirstlane.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.readlane.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.s.buffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.s.buffer.load.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.s.get.waveid.in.workgroup.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.s.getpc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.s.getreg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.s.memrealtime.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.s.memtime.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.s.sendmsg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.s.sendmsghalt.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.struct.buffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.struct.buffer.store.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.struct.ptr.buffer.load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.struct.ptr.buffer.store.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.update.dpp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.wqm.demote.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.wqm.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.wqm.vote.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.writelane.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgcn.wwm.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgpu-ffbh-u32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgpu-ffbl-b32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-amdgpu-wave-address.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-and-s1.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-and.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-anyext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-ashr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-assert-align.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-assert-zext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-atomic-cmpxchg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-atomicrmw-add.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-atomicrmw-and.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-atomicrmw-fadd.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-atomicrmw-max.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-atomicrmw-min.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-atomicrmw-or.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-atomicrmw-sub.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-atomicrmw-umax.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-atomicrmw-umin.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-atomicrmw-xchg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-atomicrmw-xor.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-bitcast.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-bitreverse.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-block-addr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-brcond.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-bswap.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-build-vector.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-concat-vector.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-constant.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-copy.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-ctlz-zero-undef.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-ctpop.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-cttz-zero-undef.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-default.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-dyn-stackalloc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-extract-vector-elt.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-extract.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fabs.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fadd.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fcanonicalize.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fceil.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fcmp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fexp2.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-flog2.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fma.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fmul.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fneg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fpext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fptosi.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fptoui.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fptrunc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-frame-index.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-freeze.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fshr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fsqrt.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-fsub.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-icmp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-icmp.s16.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-illegal-copy.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-implicit-def.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-insert-vector-elt.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-insert.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-intrinsic-trunc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-inttoptr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-load.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-lshr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-mad_64_32.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-merge-values.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-mul.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-or.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-phi-s1.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-phi.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-pseudo-scalar-transcendental.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-ptr-add.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-ptrmask.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-ptrtoint.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-reg-sequence.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-sadde.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-salu-float.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-sbfx.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-select.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-sext-inreg.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-sext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-sextload.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-shl.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-sitofp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-smax.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-smin.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-smulh.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-split-scalar-load-metadata.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-ssube.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-sub.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-trunc.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-uadde.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-uaddo.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-ubfx.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-uitofp.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-umax.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-umin.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-umulh.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-uniform-load-noclobber.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-unmerge-values.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-usube.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-usubo.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-waterfall-agpr.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-widen-scalar-loads.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-xor.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-zext.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect-zextload.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
regbankselect.mir Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
saddsat.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
sbfx.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
sdiv.i32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
sdiv.i64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
sdivrem.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
select-to-fmin-fmax.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
sext_inreg.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
shader-epilogs.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
shl-ext-reduce.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
shl.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
shlN_add.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
smed3.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
smrd.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
srem.i32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
srem.i64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
ssubsat.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
store-local.96.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
store-local.128.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
strict_fma.f16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
strict_fma.f32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
strict_fma.f64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
sub.v2i16.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
subo.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
trunc.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
uaddsat.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
ubfx.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
udiv.i32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
udiv.i64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
udivrem.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
umed3.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
unsupported-load.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
unsupported-ptr-add.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
urem.i32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
urem.i64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
usubsat.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
v_bfe_i32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
widen-i8-i16-scalar-loads.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
wmma-gfx12-w32-f16-f32-matrix-modifiers.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
wmma-gfx12-w32-imm.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
wmma-gfx12-w32-iu-modifiers.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
wmma-gfx12-w32-swmmac-index_key.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
wmma-gfx12-w32.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
wmma-gfx12-w64-f16-f32-matrix-modifiers.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
wmma-gfx12-w64-imm.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
wmma-gfx12-w64-iu-modifiers.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
wmma-gfx12-w64-swmmac-index_key.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
wmma-gfx12-w64.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
xnor.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00
zextload.ll Embed LLVM 18.1.8 2025-02-14 19:21:04 +01:00