bolt/deps/llvm-18.1.8/llvm/test/MC/Disassembler/ARM/invalid-virtexts.arm.txt
2025-02-14 19:21:04 +01:00

10 lines
379 B
Text

# RUN: not llvm-mc -disassemble -triple armv7a -mcpu=cortex-a15 %s 2>&1 | FileCheck --check-prefix=CHECK-ARM %s
# HVC (ARM)
[0x7f,0xff,0x4f,0xf1]
# CHECK-ARM: warning: invalid instruction encoding
[0x70,0xff,0x4f,0x01]
[0x7f,0xff,0x4f,0xd1]
# CHECK-ARM: warning: potentially undefined instruction encoding
# CHECK-ARM: warning: potentially undefined instruction encoding