111 lines
4.1 KiB
YAML
111 lines
4.1 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -run-pass=amdgpu-prelegalizer-combiner -verify-machineinstrs %s -o - | FileCheck %s
|
|
|
|
---
|
|
name: sext_inreg_i32_8_and_neg255
|
|
legalized: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1
|
|
|
|
; CHECK-LABEL: name: sext_inreg_i32_8_and_neg255
|
|
; CHECK: liveins: $vgpr0_vgpr1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %ptr:_(p1) = COPY $vgpr0_vgpr1
|
|
; CHECK-NEXT: %load:_(s32) = G_LOAD %ptr(p1) :: (volatile load (s32), addrspace 1)
|
|
; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
|
|
; CHECK-NEXT: %inreg:_(s32) = G_AND %load, [[C]]
|
|
; CHECK-NEXT: $vgpr0 = COPY %inreg(s32)
|
|
%ptr:_(p1) = COPY $vgpr0_vgpr1
|
|
%load:_(s32) = G_LOAD %ptr :: (volatile load (s32), addrspace 1, align 4)
|
|
%mask:_(s32) = G_CONSTANT i32 -255
|
|
%and:_(s32) = G_AND %load, %mask
|
|
%inreg:_(s32) = G_SEXT_INREG %and, 8
|
|
$vgpr0 = COPY %inreg
|
|
|
|
...
|
|
|
|
---
|
|
name: sext_inreg_i32_8_and_255
|
|
legalized: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1
|
|
|
|
; CHECK-LABEL: name: sext_inreg_i32_8_and_255
|
|
; CHECK: liveins: $vgpr0_vgpr1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %ptr:_(p1) = COPY $vgpr0_vgpr1
|
|
; CHECK-NEXT: %load:_(s32) = G_LOAD %ptr(p1) :: (volatile load (s32), addrspace 1)
|
|
; CHECK-NEXT: %mask:_(s32) = G_CONSTANT i32 255
|
|
; CHECK-NEXT: %and:_(s32) = G_AND %load, %mask
|
|
; CHECK-NEXT: %inreg:_(s32) = G_SEXT_INREG %and, 8
|
|
; CHECK-NEXT: $vgpr0 = COPY %inreg(s32)
|
|
%ptr:_(p1) = COPY $vgpr0_vgpr1
|
|
%load:_(s32) = G_LOAD %ptr :: (volatile load (s32), addrspace 1, align 4)
|
|
%mask:_(s32) = G_CONSTANT i32 255
|
|
%and:_(s32) = G_AND %load, %mask
|
|
%inreg:_(s32) = G_SEXT_INREG %and, 8
|
|
$vgpr0 = COPY %inreg
|
|
|
|
...
|
|
|
|
---
|
|
name: sext_inreg_v2i32_8_and_neg255
|
|
legalized: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1
|
|
|
|
; CHECK-LABEL: name: sext_inreg_v2i32_8_and_neg255
|
|
; CHECK: liveins: $vgpr0_vgpr1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %ptr:_(p1) = COPY $vgpr0_vgpr1
|
|
; CHECK-NEXT: %load:_(<2 x s32>) = G_LOAD %ptr(p1) :: (volatile load (<2 x s32>), addrspace 1)
|
|
; CHECK-NEXT: %mask_elt:_(s32) = G_CONSTANT i32 -255
|
|
; CHECK-NEXT: %mask:_(<2 x s32>) = G_BUILD_VECTOR %mask_elt(s32), %mask_elt(s32)
|
|
; CHECK-NEXT: %and:_(<2 x s32>) = G_AND %load, %mask
|
|
; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 255
|
|
; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x s32>) = G_BUILD_VECTOR [[C]](s32), [[C]](s32)
|
|
; CHECK-NEXT: %inreg:_(<2 x s32>) = G_AND %and, [[BUILD_VECTOR]]
|
|
; CHECK-NEXT: $vgpr0_vgpr1 = COPY %inreg(<2 x s32>)
|
|
%ptr:_(p1) = COPY $vgpr0_vgpr1
|
|
%load:_(<2 x s32>) = G_LOAD %ptr :: (volatile load (<2 x s32>), addrspace 1, align 8)
|
|
%mask_elt:_(s32) = G_CONSTANT i32 -255
|
|
%mask:_(<2 x s32>) = G_BUILD_VECTOR %mask_elt, %mask_elt
|
|
%and:_(<2 x s32>) = G_AND %load, %mask
|
|
%inreg:_(<2 x s32>) = G_SEXT_INREG %and, 8
|
|
$vgpr0_vgpr1 = COPY %inreg
|
|
|
|
...
|
|
|
|
---
|
|
name: sext_inreg_v2i32_8_and_255
|
|
legalized: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1
|
|
|
|
; CHECK-LABEL: name: sext_inreg_v2i32_8_and_255
|
|
; CHECK: liveins: $vgpr0_vgpr1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %ptr:_(p1) = COPY $vgpr0_vgpr1
|
|
; CHECK-NEXT: %load:_(<2 x s32>) = G_LOAD %ptr(p1) :: (volatile load (<2 x s32>), addrspace 1)
|
|
; CHECK-NEXT: %mask_elt:_(s32) = G_CONSTANT i32 255
|
|
; CHECK-NEXT: %mask:_(<2 x s32>) = G_BUILD_VECTOR %mask_elt(s32), %mask_elt(s32)
|
|
; CHECK-NEXT: %and:_(<2 x s32>) = G_AND %load, %mask
|
|
; CHECK-NEXT: %inreg:_(<2 x s32>) = G_SEXT_INREG %and, 8
|
|
; CHECK-NEXT: $vgpr0_vgpr1 = COPY %inreg(<2 x s32>)
|
|
%ptr:_(p1) = COPY $vgpr0_vgpr1
|
|
%load:_(<2 x s32>) = G_LOAD %ptr :: (volatile load (<2 x s32>), addrspace 1, align 8)
|
|
%mask_elt:_(s32) = G_CONSTANT i32 255
|
|
%mask:_(<2 x s32>) = G_BUILD_VECTOR %mask_elt, %mask_elt
|
|
%and:_(<2 x s32>) = G_AND %load, %mask
|
|
%inreg:_(<2 x s32>) = G_SEXT_INREG %and, 8
|
|
$vgpr0_vgpr1 = COPY %inreg
|
|
|
|
...
|