18 lines
962 B
C
18 lines
962 B
C
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
|
|
// REQUIRES: riscv-registered-target
|
|
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone -emit-llvm %s -o - | opt -S -passes=mem2reg | FileCheck --check-prefix=CHECK-RV64V %s
|
|
// RUN: %clang_cc1 -triple riscv64 -target-feature +zve64x -disable-O0-optnone -emit-llvm %s -o - | opt -S -passes=mem2reg | FileCheck --check-prefix=CHECK-RV64V %s
|
|
// RUN: not %clang_cc1 -triple riscv64 -emit-llvm-only %s 2>&1 | FileCheck %s --check-prefix=CHECK-RV64-ERR
|
|
|
|
// CHECK-RV64V-LABEL: @test(
|
|
// CHECK-RV64V-NEXT: entry:
|
|
// CHECK-RV64V-NEXT: [[TMP0:%.*]] = call i64 @llvm.riscv.vsetvli.i64(i64 1, i64 0, i64 0)
|
|
// CHECK-RV64V-NEXT: [[CONV:%.*]] = trunc i64 [[TMP0]] to i32
|
|
// CHECK-RV64V-NEXT: ret i32 [[CONV]]
|
|
//
|
|
|
|
// CHECK-RV64-ERR: error: builtin requires at least one of the following extensions: 'Zve32x'
|
|
|
|
int test() {
|
|
return __builtin_rvv_vsetvli(1, 0, 0);
|
|
}
|