107 lines
3.9 KiB
LLVM
107 lines
3.9 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
|
|
; RUN: llc -global-isel -mtriple=amdgcn -mcpu=gfx1100 -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN,GFX11 %s
|
|
; RUN: llc -global-isel -mtriple=amdgcn -mcpu=gfx1200 -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN,GFX12 %s
|
|
|
|
define amdgpu_kernel void @s_add_u64(i64 addrspace(1)* %out, i64 %a, i64 %b) {
|
|
; GFX11-LABEL: s_add_u64:
|
|
; GFX11: ; %bb.0: ; %entry
|
|
; GFX11-NEXT: s_clause 0x1
|
|
; GFX11-NEXT: s_load_b128 s[4:7], s[0:1], 0x24
|
|
; GFX11-NEXT: s_load_b64 s[0:1], s[0:1], 0x34
|
|
; GFX11-NEXT: v_mov_b32_e32 v2, 0
|
|
; GFX11-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX11-NEXT: s_add_u32 s0, s6, s0
|
|
; GFX11-NEXT: s_addc_u32 s1, s7, s1
|
|
; GFX11-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
|
|
; GFX11-NEXT: v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
|
|
; GFX11-NEXT: global_store_b64 v2, v[0:1], s[4:5]
|
|
; GFX11-NEXT: s_nop 0
|
|
; GFX11-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
|
|
; GFX11-NEXT: s_endpgm
|
|
;
|
|
; GFX12-LABEL: s_add_u64:
|
|
; GFX12: ; %bb.0: ; %entry
|
|
; GFX12-NEXT: s_clause 0x1
|
|
; GFX12-NEXT: s_load_b128 s[4:7], s[0:1], 0x24
|
|
; GFX12-NEXT: s_load_b64 s[0:1], s[0:1], 0x34
|
|
; GFX12-NEXT: v_mov_b32_e32 v2, 0
|
|
; GFX12-NEXT: s_wait_kmcnt 0x0
|
|
; GFX12-NEXT: s_add_nc_u64 s[0:1], s[6:7], s[0:1]
|
|
; GFX12-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
|
|
; GFX12-NEXT: v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
|
|
; GFX12-NEXT: global_store_b64 v2, v[0:1], s[4:5]
|
|
; GFX12-NEXT: s_nop 0
|
|
; GFX12-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
|
|
; GFX12-NEXT: s_endpgm
|
|
entry:
|
|
%add = add i64 %a, %b
|
|
store i64 %add, i64 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_ps void @v_add_u64(i64 addrspace(1)* %out, i64 %a, i64 %b) {
|
|
; GCN-LABEL: v_add_u64:
|
|
; GCN: ; %bb.0: ; %entry
|
|
; GCN-NEXT: v_add_co_u32 v2, vcc_lo, v2, v4
|
|
; GCN-NEXT: v_add_co_ci_u32_e32 v3, vcc_lo, v3, v5, vcc_lo
|
|
; GCN-NEXT: global_store_b64 v[0:1], v[2:3], off
|
|
; GCN-NEXT: s_nop 0
|
|
; GCN-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
|
|
; GCN-NEXT: s_endpgm
|
|
entry:
|
|
%add = add i64 %a, %b
|
|
store i64 %add, i64 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_sub_u64(i64 addrspace(1)* %out, i64 %a, i64 %b) {
|
|
; GFX11-LABEL: s_sub_u64:
|
|
; GFX11: ; %bb.0: ; %entry
|
|
; GFX11-NEXT: s_clause 0x1
|
|
; GFX11-NEXT: s_load_b128 s[4:7], s[0:1], 0x24
|
|
; GFX11-NEXT: s_load_b64 s[0:1], s[0:1], 0x34
|
|
; GFX11-NEXT: v_mov_b32_e32 v2, 0
|
|
; GFX11-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX11-NEXT: s_sub_u32 s0, s6, s0
|
|
; GFX11-NEXT: s_subb_u32 s1, s7, s1
|
|
; GFX11-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
|
|
; GFX11-NEXT: v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
|
|
; GFX11-NEXT: global_store_b64 v2, v[0:1], s[4:5]
|
|
; GFX11-NEXT: s_nop 0
|
|
; GFX11-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
|
|
; GFX11-NEXT: s_endpgm
|
|
;
|
|
; GFX12-LABEL: s_sub_u64:
|
|
; GFX12: ; %bb.0: ; %entry
|
|
; GFX12-NEXT: s_clause 0x1
|
|
; GFX12-NEXT: s_load_b128 s[4:7], s[0:1], 0x24
|
|
; GFX12-NEXT: s_load_b64 s[0:1], s[0:1], 0x34
|
|
; GFX12-NEXT: v_mov_b32_e32 v2, 0
|
|
; GFX12-NEXT: s_wait_kmcnt 0x0
|
|
; GFX12-NEXT: s_sub_nc_u64 s[0:1], s[6:7], s[0:1]
|
|
; GFX12-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
|
|
; GFX12-NEXT: v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
|
|
; GFX12-NEXT: global_store_b64 v2, v[0:1], s[4:5]
|
|
; GFX12-NEXT: s_nop 0
|
|
; GFX12-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
|
|
; GFX12-NEXT: s_endpgm
|
|
entry:
|
|
%sub = sub i64 %a, %b
|
|
store i64 %sub, i64 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_ps void @v_sub_u64(i64 addrspace(1)* %out, i64 %a, i64 %b) {
|
|
; GCN-LABEL: v_sub_u64:
|
|
; GCN: ; %bb.0: ; %entry
|
|
; GCN-NEXT: v_sub_co_u32 v2, vcc_lo, v2, v4
|
|
; GCN-NEXT: v_sub_co_ci_u32_e32 v3, vcc_lo, v3, v5, vcc_lo
|
|
; GCN-NEXT: global_store_b64 v[0:1], v[2:3], off
|
|
; GCN-NEXT: s_nop 0
|
|
; GCN-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
|
|
; GCN-NEXT: s_endpgm
|
|
entry:
|
|
%sub = sub i64 %a, %b
|
|
store i64 %sub, i64 addrspace(1)* %out
|
|
ret void
|
|
}
|