146 lines
5.6 KiB
YAML
146 lines
5.6 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=instruction-select -global-isel-abort=0 -verify-machineinstrs -o - %s | FileCheck -check-prefixes=GCN,GFX8 %s
|
|
# RUN: llc -mtriple=amdgcn -mcpu=gfx1100 -mattr=+real-true16 -run-pass=instruction-select -global-isel-abort=0 -verify-machineinstrs -o - %s | FileCheck -check-prefixes=GCN,GFX11 %s
|
|
# RUN: llc -mtriple=amdgcn -mcpu=gfx1100 -mattr=-real-true16 -run-pass=instruction-select -global-isel-abort=0 -verify-machineinstrs -o - %s | FileCheck -check-prefixes=GCN,GFX11-FAKE16 %s
|
|
|
|
---
|
|
name: fceil_s16_ss
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0
|
|
|
|
; GCN-LABEL: name: fceil_s16_ss
|
|
; GCN: liveins: $sgpr0
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0
|
|
; GCN-NEXT: [[TRUNC:%[0-9]+]]:sgpr(s16) = G_TRUNC [[COPY]](s32)
|
|
; GCN-NEXT: [[FCEIL:%[0-9]+]]:sreg_32(s16) = G_FCEIL [[TRUNC]]
|
|
; GCN-NEXT: [[COPY1:%[0-9]+]]:sreg_32(s32) = COPY [[FCEIL]](s16)
|
|
; GCN-NEXT: $sgpr0 = COPY [[COPY1]](s32)
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:sgpr(s16) = G_TRUNC %0
|
|
%2:sgpr(s16) = G_FCEIL %1
|
|
%3:sgpr(s32) = G_ANYEXT %2
|
|
$sgpr0 = COPY %3
|
|
...
|
|
|
|
---
|
|
name: fceil_s16_vv
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; GFX8-LABEL: name: fceil_s16_vv
|
|
; GFX8: liveins: $vgpr0
|
|
; GFX8-NEXT: {{ $}}
|
|
; GFX8-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GFX8-NEXT: [[V_CEIL_F16_e64_:%[0-9]+]]:vgpr_32 = nofpexcept V_CEIL_F16_e64 0, [[COPY]], 0, 0, implicit $mode, implicit $exec
|
|
; GFX8-NEXT: $vgpr0 = COPY [[V_CEIL_F16_e64_]]
|
|
;
|
|
; GFX11-LABEL: name: fceil_s16_vv
|
|
; GFX11: liveins: $vgpr0
|
|
; GFX11-NEXT: {{ $}}
|
|
; GFX11-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GFX11-NEXT: [[COPY1:%[0-9]+]]:vgpr_16 = COPY [[COPY]]
|
|
; GFX11-NEXT: [[V_CEIL_F16_t16_e64_:%[0-9]+]]:vgpr_16 = nofpexcept V_CEIL_F16_t16_e64 0, [[COPY1]], 0, 0, implicit $mode, implicit $exec
|
|
; GFX11-NEXT: [[COPY2:%[0-9]+]]:vgpr_32 = COPY [[V_CEIL_F16_t16_e64_]]
|
|
; GFX11-NEXT: $vgpr0 = COPY [[COPY2]]
|
|
;
|
|
; GFX11-FAKE16-LABEL: name: fceil_s16_vv
|
|
; GFX11-FAKE16: liveins: $vgpr0
|
|
; GFX11-FAKE16-NEXT: {{ $}}
|
|
; GFX11-FAKE16-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GFX11-FAKE16-NEXT: [[V_CEIL_F16_fake16_e64_:%[0-9]+]]:vgpr_32 = nofpexcept V_CEIL_F16_fake16_e64 0, [[COPY]], 0, 0, implicit $mode, implicit $exec
|
|
; GFX11-FAKE16-NEXT: $vgpr0 = COPY [[V_CEIL_F16_fake16_e64_]]
|
|
%0:vgpr(s32) = COPY $vgpr0
|
|
%1:vgpr(s16) = G_TRUNC %0
|
|
%2:vgpr(s16) = G_FCEIL %1
|
|
%3:vgpr(s32) = G_ANYEXT %2
|
|
$vgpr0 = COPY %3
|
|
...
|
|
|
|
---
|
|
name: fceil_s16_vs
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0
|
|
|
|
; GFX8-LABEL: name: fceil_s16_vs
|
|
; GFX8: liveins: $sgpr0
|
|
; GFX8-NEXT: {{ $}}
|
|
; GFX8-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GFX8-NEXT: [[V_CEIL_F16_e64_:%[0-9]+]]:vgpr_32 = nofpexcept V_CEIL_F16_e64 0, [[COPY]], 0, 0, implicit $mode, implicit $exec
|
|
; GFX8-NEXT: $vgpr0 = COPY [[V_CEIL_F16_e64_]]
|
|
;
|
|
; GFX11-LABEL: name: fceil_s16_vs
|
|
; GFX11: liveins: $sgpr0
|
|
; GFX11-NEXT: {{ $}}
|
|
; GFX11-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GFX11-NEXT: [[V_CEIL_F16_t16_e64_:%[0-9]+]]:vgpr_16 = nofpexcept V_CEIL_F16_t16_e64 0, [[COPY]], 0, 0, implicit $mode, implicit $exec
|
|
; GFX11-NEXT: [[COPY1:%[0-9]+]]:vgpr_32 = COPY [[V_CEIL_F16_t16_e64_]]
|
|
; GFX11-NEXT: $vgpr0 = COPY [[COPY1]]
|
|
;
|
|
; GFX11-FAKE16-LABEL: name: fceil_s16_vs
|
|
; GFX11-FAKE16: liveins: $sgpr0
|
|
; GFX11-FAKE16-NEXT: {{ $}}
|
|
; GFX11-FAKE16-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GFX11-FAKE16-NEXT: [[V_CEIL_F16_fake16_e64_:%[0-9]+]]:vgpr_32 = nofpexcept V_CEIL_F16_fake16_e64 0, [[COPY]], 0, 0, implicit $mode, implicit $exec
|
|
; GFX11-FAKE16-NEXT: $vgpr0 = COPY [[V_CEIL_F16_fake16_e64_]]
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:sgpr(s16) = G_TRUNC %0
|
|
%2:vgpr(s16) = G_FCEIL %1
|
|
%3:vgpr(s32) = G_ANYEXT %2
|
|
$vgpr0 = COPY %3
|
|
...
|
|
|
|
---
|
|
name: fceil_fneg_s16_vv
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; GFX8-LABEL: name: fceil_fneg_s16_vv
|
|
; GFX8: liveins: $vgpr0
|
|
; GFX8-NEXT: {{ $}}
|
|
; GFX8-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GFX8-NEXT: [[V_CEIL_F16_e64_:%[0-9]+]]:vgpr_32 = nofpexcept V_CEIL_F16_e64 1, [[COPY]], 0, 0, implicit $mode, implicit $exec
|
|
; GFX8-NEXT: $vgpr0 = COPY [[V_CEIL_F16_e64_]]
|
|
;
|
|
; GFX11-LABEL: name: fceil_fneg_s16_vv
|
|
; GFX11: liveins: $vgpr0
|
|
; GFX11-NEXT: {{ $}}
|
|
; GFX11-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GFX11-NEXT: [[COPY1:%[0-9]+]]:vgpr_16 = COPY [[COPY]]
|
|
; GFX11-NEXT: [[V_CEIL_F16_t16_e64_:%[0-9]+]]:vgpr_16 = nofpexcept V_CEIL_F16_t16_e64 1, [[COPY1]], 0, 0, implicit $mode, implicit $exec
|
|
; GFX11-NEXT: [[COPY2:%[0-9]+]]:vgpr_32 = COPY [[V_CEIL_F16_t16_e64_]]
|
|
; GFX11-NEXT: $vgpr0 = COPY [[COPY2]]
|
|
;
|
|
; GFX11-FAKE16-LABEL: name: fceil_fneg_s16_vv
|
|
; GFX11-FAKE16: liveins: $vgpr0
|
|
; GFX11-FAKE16-NEXT: {{ $}}
|
|
; GFX11-FAKE16-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GFX11-FAKE16-NEXT: [[V_CEIL_F16_fake16_e64_:%[0-9]+]]:vgpr_32 = nofpexcept V_CEIL_F16_fake16_e64 1, [[COPY]], 0, 0, implicit $mode, implicit $exec
|
|
; GFX11-FAKE16-NEXT: $vgpr0 = COPY [[V_CEIL_F16_fake16_e64_]]
|
|
%0:vgpr(s32) = COPY $vgpr0
|
|
%1:vgpr(s16) = G_TRUNC %0
|
|
%2:vgpr(s16) = G_FNEG %1
|
|
%3:vgpr(s16) = G_FCEIL %2
|
|
%4:vgpr(s32) = G_ANYEXT %3
|
|
$vgpr0 = COPY %4
|
|
...
|