75 lines
2.8 KiB
LLVM
75 lines
2.8 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
|
|
; RUN: llc -mtriple=riscv32 -mattr=+v,+xtheadmemidx -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck %s --check-prefix RV32
|
|
; RUN: llc -mtriple=riscv64 -mattr=+v,+xtheadmemidx -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck %s --check-prefix RV64
|
|
|
|
define i32 @test(i32 %size, ptr %add.ptr, i64 %const) {
|
|
; RV32-LABEL: test:
|
|
; RV32: # %bb.0: # %entry
|
|
; RV32-NEXT: th.lbib a3, (a1), -1, 0
|
|
; RV32-NEXT: th.lrb a0, a1, a0, 0
|
|
; RV32-NEXT: vsetivli zero, 8, e8, mf2, ta, ma
|
|
; RV32-NEXT: vmv.v.x v8, a3
|
|
; RV32-NEXT: addi a1, a2, 1
|
|
; RV32-NEXT: .LBB0_1: # %for.body
|
|
; RV32-NEXT: # =>This Inner Loop Header: Depth=1
|
|
; RV32-NEXT: vmv.s.x v9, zero
|
|
; RV32-NEXT: vsetvli zero, a1, e8, mf2, tu, ma
|
|
; RV32-NEXT: vmv1r.v v10, v8
|
|
; RV32-NEXT: vslideup.vx v10, v9, a2
|
|
; RV32-NEXT: vsetivli zero, 8, e8, mf2, tu, ma
|
|
; RV32-NEXT: vmv.s.x v10, a0
|
|
; RV32-NEXT: vsetvli zero, zero, e8, mf2, ta, ma
|
|
; RV32-NEXT: vmseq.vi v9, v10, 0
|
|
; RV32-NEXT: vmv.x.s a3, v9
|
|
; RV32-NEXT: andi a3, a3, 255
|
|
; RV32-NEXT: bnez a3, .LBB0_1
|
|
; RV32-NEXT: # %bb.2: # %if.then381
|
|
; RV32-NEXT: li a0, 0
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: test:
|
|
; RV64: # %bb.0: # %entry
|
|
; RV64-NEXT: th.lbib a3, (a1), -1, 0
|
|
; RV64-NEXT: sext.w a0, a0
|
|
; RV64-NEXT: th.lrb a0, a1, a0, 0
|
|
; RV64-NEXT: vsetivli zero, 8, e8, mf2, ta, ma
|
|
; RV64-NEXT: vmv.v.x v8, a3
|
|
; RV64-NEXT: addi a1, a2, 1
|
|
; RV64-NEXT: .LBB0_1: # %for.body
|
|
; RV64-NEXT: # =>This Inner Loop Header: Depth=1
|
|
; RV64-NEXT: vmv.s.x v9, zero
|
|
; RV64-NEXT: vsetvli zero, a1, e8, mf2, tu, ma
|
|
; RV64-NEXT: vmv1r.v v10, v8
|
|
; RV64-NEXT: vslideup.vx v10, v9, a2
|
|
; RV64-NEXT: vsetivli zero, 8, e8, mf2, tu, ma
|
|
; RV64-NEXT: vmv.s.x v10, a0
|
|
; RV64-NEXT: vsetvli zero, zero, e8, mf2, ta, ma
|
|
; RV64-NEXT: vmseq.vi v9, v10, 0
|
|
; RV64-NEXT: vmv.x.s a3, v9
|
|
; RV64-NEXT: andi a3, a3, 255
|
|
; RV64-NEXT: bnez a3, .LBB0_1
|
|
; RV64-NEXT: # %bb.2: # %if.then381
|
|
; RV64-NEXT: li a0, 0
|
|
; RV64-NEXT: ret
|
|
entry:
|
|
br label %for.body
|
|
|
|
for.body: ; preds = %for.body, %entry
|
|
%add.ptr1 = getelementptr i8, ptr %add.ptr, i32 -1
|
|
%add.ptr2 = getelementptr i8, ptr %add.ptr1, i32 %size
|
|
%0 = load i8, ptr %add.ptr1, align 1
|
|
%1 = load i8, ptr %add.ptr2, align 1
|
|
%2 = insertelement <8 x i8> poison, i8 %0, i64 0
|
|
%3 = insertelement <8 x i8> %2, i8 0, i64 %const
|
|
%4 = insertelement <8 x i8> %3, i8 %1, i64 0
|
|
%5 = icmp ult <8 x i8> %4, <i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1>
|
|
%6 = bitcast <8 x i1> %5 to i8
|
|
%7 = zext i8 %6 to i32
|
|
%cond = icmp eq i32 %7, 0
|
|
br i1 %cond, label %if.then381, label %for.body
|
|
|
|
if.then381: ; preds = %for.body
|
|
ret i32 0
|
|
}
|