135 lines
4.7 KiB
ArmAsm
135 lines
4.7 KiB
ArmAsm
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme < %s \
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
|
|
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
|
|
// RUN: | llvm-objdump --no-print-imm-hex -d --mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
|
|
// RUN: | llvm-objdump --no-print-imm-hex -d --mattr=-sve - | FileCheck %s --check-prefix=CHECK-UNKNOWN
|
|
|
|
|
|
sqadd z0.b, z0.b, z0.b
|
|
// CHECK-INST: sqadd z0.b, z0.b, z0.b
|
|
// CHECK-ENCODING: [0x00,0x10,0x20,0x04]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 04201000 <unknown>
|
|
|
|
sqadd z0.h, z0.h, z0.h
|
|
// CHECK-INST: sqadd z0.h, z0.h, z0.h
|
|
// CHECK-ENCODING: [0x00,0x10,0x60,0x04]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 04601000 <unknown>
|
|
|
|
sqadd z0.s, z0.s, z0.s
|
|
// CHECK-INST: sqadd z0.s, z0.s, z0.s
|
|
// CHECK-ENCODING: [0x00,0x10,0xa0,0x04]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 04a01000 <unknown>
|
|
|
|
sqadd z0.d, z0.d, z0.d
|
|
// CHECK-INST: sqadd z0.d, z0.d, z0.d
|
|
// CHECK-ENCODING: [0x00,0x10,0xe0,0x04]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 04e01000 <unknown>
|
|
|
|
sqadd z0.b, z0.b, #0
|
|
// CHECK-INST: sqadd z0.b, z0.b, #0
|
|
// CHECK-ENCODING: [0x00,0xc0,0x24,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 2524c000 <unknown>
|
|
|
|
sqadd z31.b, z31.b, #255
|
|
// CHECK-INST: sqadd z31.b, z31.b, #255
|
|
// CHECK-ENCODING: [0xff,0xdf,0x24,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 2524dfff <unknown>
|
|
|
|
sqadd z0.h, z0.h, #0
|
|
// CHECK-INST: sqadd z0.h, z0.h, #0
|
|
// CHECK-ENCODING: [0x00,0xc0,0x64,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 2564c000 <unknown>
|
|
|
|
sqadd z0.h, z0.h, #0, lsl #8
|
|
// CHECK-INST: sqadd z0.h, z0.h, #0, lsl #8
|
|
// CHECK-ENCODING: [0x00,0xe0,0x64,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 2564e000 <unknown>
|
|
|
|
sqadd z31.h, z31.h, #255, lsl #8
|
|
// CHECK-INST: sqadd z31.h, z31.h, #65280
|
|
// CHECK-ENCODING: [0xff,0xff,0x64,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 2564ffff <unknown>
|
|
|
|
sqadd z31.h, z31.h, #65280
|
|
// CHECK-INST: sqadd z31.h, z31.h, #65280
|
|
// CHECK-ENCODING: [0xff,0xff,0x64,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 2564ffff <unknown>
|
|
|
|
sqadd z0.s, z0.s, #0
|
|
// CHECK-INST: sqadd z0.s, z0.s, #0
|
|
// CHECK-ENCODING: [0x00,0xc0,0xa4,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 25a4c000 <unknown>
|
|
|
|
sqadd z0.s, z0.s, #0, lsl #8
|
|
// CHECK-INST: sqadd z0.s, z0.s, #0, lsl #8
|
|
// CHECK-ENCODING: [0x00,0xe0,0xa4,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 25a4e000 <unknown>
|
|
|
|
sqadd z31.s, z31.s, #255, lsl #8
|
|
// CHECK-INST: sqadd z31.s, z31.s, #65280
|
|
// CHECK-ENCODING: [0xff,0xff,0xa4,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 25a4ffff <unknown>
|
|
|
|
sqadd z31.s, z31.s, #65280
|
|
// CHECK-INST: sqadd z31.s, z31.s, #65280
|
|
// CHECK-ENCODING: [0xff,0xff,0xa4,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 25a4ffff <unknown>
|
|
|
|
sqadd z0.d, z0.d, #0
|
|
// CHECK-INST: sqadd z0.d, z0.d, #0
|
|
// CHECK-ENCODING: [0x00,0xc0,0xe4,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 25e4c000 <unknown>
|
|
|
|
sqadd z0.d, z0.d, #0, lsl #8
|
|
// CHECK-INST: sqadd z0.d, z0.d, #0, lsl #8
|
|
// CHECK-ENCODING: [0x00,0xe0,0xe4,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 25e4e000 <unknown>
|
|
|
|
sqadd z31.d, z31.d, #255, lsl #8
|
|
// CHECK-INST: sqadd z31.d, z31.d, #65280
|
|
// CHECK-ENCODING: [0xff,0xff,0xe4,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 25e4ffff <unknown>
|
|
|
|
sqadd z31.d, z31.d, #65280
|
|
// CHECK-INST: sqadd z31.d, z31.d, #65280
|
|
// CHECK-ENCODING: [0xff,0xff,0xe4,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 25e4ffff <unknown>
|
|
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Test compatibility with MOVPRFX instruction.
|
|
|
|
movprfx z31, z6
|
|
// CHECK-INST: movprfx z31, z6
|
|
// CHECK-ENCODING: [0xdf,0xbc,0x20,0x04]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 0420bcdf <unknown>
|
|
|
|
sqadd z31.d, z31.d, #65280
|
|
// CHECK-INST: sqadd z31.d, z31.d, #65280
|
|
// CHECK-ENCODING: [0xff,0xff,0xe4,0x25]
|
|
// CHECK-ERROR: instruction requires: sve or sme
|
|
// CHECK-UNKNOWN: 25e4ffff <unknown>
|