39 lines
1.4 KiB
ArmAsm
39 lines
1.4 KiB
ArmAsm
// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve2p1 2>&1 < %s | FileCheck %s
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Invalid vector lane index
|
|
|
|
sdot z0.s, z0.h, z0.h[8]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 3].
|
|
// CHECK-NEXT: sdot z0.s, z0.h, z0.h[8]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
sdot z0.s, z0.h, z0.h[-1]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 3].
|
|
// CHECK-NEXT: sdot z0.s, z0.h, z0.h[-1]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
movprfx z0, z31
|
|
sdot z0.s, z0.h, z0.h[8]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 3].
|
|
// CHECK-NEXT: sdot z0.s, z0.h, z0.h[8]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
movprfx z0, z31
|
|
sdot z0.s, z0.h, z0.h[-1]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 3].
|
|
// CHECK-NEXT: sdot z0.s, z0.h, z0.h[-1]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Invalid vector suffix
|
|
|
|
sdot z0.h, z0.s, z0.s
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
|
// CHECK-NEXT: sdot z0.h, z0.s, z0.s
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
sdot z0.b, z0.h, z0.h[1]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
|
// CHECK-NEXT: sdot z0.b, z0.h, z0.h[1]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|