146 lines
5.5 KiB
ArmAsm
146 lines
5.5 KiB
ArmAsm
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
|
|
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=znver2 -timeline -iterations=1 < %s | FileCheck %s
|
|
|
|
# PR51495: WriteIMulH reports an incorrect latency for the RM variants of MULX.
|
|
|
|
# LLVM-MCA-BEGIN
|
|
mulxl (%rdi), %eax, %ecx
|
|
add %eax, %eax
|
|
# LLVM-MCA-END
|
|
|
|
# LLVM-MCA-BEGIN
|
|
mulxq (%rdi), %rax, %rcx
|
|
add %rax, %rax
|
|
# LLVM-MCA-END
|
|
|
|
# CHECK: [0] Code Region
|
|
|
|
# CHECK: Iterations: 1
|
|
# CHECK-NEXT: Instructions: 2
|
|
# CHECK-NEXT: Total Cycles: 11
|
|
# CHECK-NEXT: Total uOps: 2
|
|
|
|
# CHECK: Dispatch Width: 4
|
|
# CHECK-NEXT: uOps Per Cycle: 0.18
|
|
# CHECK-NEXT: IPC: 0.18
|
|
# CHECK-NEXT: Block RThroughput: 2.0
|
|
|
|
# CHECK: Instruction Info:
|
|
# CHECK-NEXT: [1]: #uOps
|
|
# CHECK-NEXT: [2]: Latency
|
|
# CHECK-NEXT: [3]: RThroughput
|
|
# CHECK-NEXT: [4]: MayLoad
|
|
# CHECK-NEXT: [5]: MayStore
|
|
# CHECK-NEXT: [6]: HasSideEffects (U)
|
|
|
|
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
|
|
# CHECK-NEXT: 1 7 2.00 * mulxl (%rdi), %eax, %ecx
|
|
# CHECK-NEXT: 1 1 0.25 addl %eax, %eax
|
|
|
|
# CHECK: Resources:
|
|
# CHECK-NEXT: [0] - Zn2AGU0
|
|
# CHECK-NEXT: [1] - Zn2AGU1
|
|
# CHECK-NEXT: [2] - Zn2AGU2
|
|
# CHECK-NEXT: [3] - Zn2ALU0
|
|
# CHECK-NEXT: [4] - Zn2ALU1
|
|
# CHECK-NEXT: [5] - Zn2ALU2
|
|
# CHECK-NEXT: [6] - Zn2ALU3
|
|
# CHECK-NEXT: [7] - Zn2Divider
|
|
# CHECK-NEXT: [8] - Zn2FPU0
|
|
# CHECK-NEXT: [9] - Zn2FPU1
|
|
# CHECK-NEXT: [10] - Zn2FPU2
|
|
# CHECK-NEXT: [11] - Zn2FPU3
|
|
# CHECK-NEXT: [12] - Zn2Multiplier
|
|
|
|
# CHECK: Resource pressure per iteration:
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12]
|
|
# CHECK-NEXT: - - 1.00 - 1.00 - 1.00 - - - - - 2.00
|
|
|
|
# CHECK: Resource pressure by instruction:
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] Instructions:
|
|
# CHECK-NEXT: - - 1.00 - 1.00 - - - - - - - 2.00 mulxl (%rdi), %eax, %ecx
|
|
# CHECK-NEXT: - - - - - - 1.00 - - - - - - addl %eax, %eax
|
|
|
|
# CHECK: Timeline view:
|
|
# CHECK-NEXT: 0
|
|
# CHECK-NEXT: Index 0123456789
|
|
|
|
# CHECK: [0,0] DeeeeeeeER. mulxl (%rdi), %eax, %ecx
|
|
# CHECK-NEXT: [0,1] D=======eER addl %eax, %eax
|
|
|
|
# CHECK: Average Wait times (based on the timeline view):
|
|
# CHECK-NEXT: [0]: Executions
|
|
# CHECK-NEXT: [1]: Average time spent waiting in a scheduler's queue
|
|
# CHECK-NEXT: [2]: Average time spent waiting in a scheduler's queue while ready
|
|
# CHECK-NEXT: [3]: Average time elapsed from WB until retire stage
|
|
|
|
# CHECK: [0] [1] [2] [3]
|
|
# CHECK-NEXT: 0. 1 1.0 1.0 0.0 mulxl (%rdi), %eax, %ecx
|
|
# CHECK-NEXT: 1. 1 8.0 0.0 0.0 addl %eax, %eax
|
|
# CHECK-NEXT: 1 4.5 0.5 0.0 <total>
|
|
|
|
# CHECK: [1] Code Region
|
|
|
|
# CHECK: Iterations: 1
|
|
# CHECK-NEXT: Instructions: 2
|
|
# CHECK-NEXT: Total Cycles: 11
|
|
# CHECK-NEXT: Total uOps: 2
|
|
|
|
# CHECK: Dispatch Width: 4
|
|
# CHECK-NEXT: uOps Per Cycle: 0.18
|
|
# CHECK-NEXT: IPC: 0.18
|
|
# CHECK-NEXT: Block RThroughput: 2.0
|
|
|
|
# CHECK: Instruction Info:
|
|
# CHECK-NEXT: [1]: #uOps
|
|
# CHECK-NEXT: [2]: Latency
|
|
# CHECK-NEXT: [3]: RThroughput
|
|
# CHECK-NEXT: [4]: MayLoad
|
|
# CHECK-NEXT: [5]: MayStore
|
|
# CHECK-NEXT: [6]: HasSideEffects (U)
|
|
|
|
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
|
|
# CHECK-NEXT: 1 7 2.00 * mulxq (%rdi), %rax, %rcx
|
|
# CHECK-NEXT: 1 1 0.25 addq %rax, %rax
|
|
|
|
# CHECK: Resources:
|
|
# CHECK-NEXT: [0] - Zn2AGU0
|
|
# CHECK-NEXT: [1] - Zn2AGU1
|
|
# CHECK-NEXT: [2] - Zn2AGU2
|
|
# CHECK-NEXT: [3] - Zn2ALU0
|
|
# CHECK-NEXT: [4] - Zn2ALU1
|
|
# CHECK-NEXT: [5] - Zn2ALU2
|
|
# CHECK-NEXT: [6] - Zn2ALU3
|
|
# CHECK-NEXT: [7] - Zn2Divider
|
|
# CHECK-NEXT: [8] - Zn2FPU0
|
|
# CHECK-NEXT: [9] - Zn2FPU1
|
|
# CHECK-NEXT: [10] - Zn2FPU2
|
|
# CHECK-NEXT: [11] - Zn2FPU3
|
|
# CHECK-NEXT: [12] - Zn2Multiplier
|
|
|
|
# CHECK: Resource pressure per iteration:
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12]
|
|
# CHECK-NEXT: - - 1.00 - 1.00 - 1.00 - - - - - 2.00
|
|
|
|
# CHECK: Resource pressure by instruction:
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] Instructions:
|
|
# CHECK-NEXT: - - 1.00 - 1.00 - - - - - - - 2.00 mulxq (%rdi), %rax, %rcx
|
|
# CHECK-NEXT: - - - - - - 1.00 - - - - - - addq %rax, %rax
|
|
|
|
# CHECK: Timeline view:
|
|
# CHECK-NEXT: 0
|
|
# CHECK-NEXT: Index 0123456789
|
|
|
|
# CHECK: [0,0] DeeeeeeeER. mulxq (%rdi), %rax, %rcx
|
|
# CHECK-NEXT: [0,1] D=======eER addq %rax, %rax
|
|
|
|
# CHECK: Average Wait times (based on the timeline view):
|
|
# CHECK-NEXT: [0]: Executions
|
|
# CHECK-NEXT: [1]: Average time spent waiting in a scheduler's queue
|
|
# CHECK-NEXT: [2]: Average time spent waiting in a scheduler's queue while ready
|
|
# CHECK-NEXT: [3]: Average time elapsed from WB until retire stage
|
|
|
|
# CHECK: [0] [1] [2] [3]
|
|
# CHECK-NEXT: 0. 1 1.0 1.0 0.0 mulxq (%rdi), %rax, %rcx
|
|
# CHECK-NEXT: 1. 1 8.0 0.0 0.0 addq %rax, %rax
|
|
# CHECK-NEXT: 1 4.5 0.5 0.0 <total>
|