54 lines
1.6 KiB
LLVM
54 lines
1.6 KiB
LLVM
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||
|
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=riscv32 -mattr=+v,+zvksh \
|
||
|
; RUN: -verify-machineinstrs | FileCheck %s --check-prefixes=CHECK
|
||
|
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=riscv64 -mattr=+v,+zvksh \
|
||
|
; RUN: -verify-machineinstrs | FileCheck %s --check-prefixes=CHECK
|
||
|
|
||
|
declare <vscale x 8 x i32> @llvm.riscv.vsm3c.nxv8i32.i32(
|
||
|
<vscale x 8 x i32>,
|
||
|
<vscale x 8 x i32>,
|
||
|
iXLen,
|
||
|
iXLen,
|
||
|
iXLen)
|
||
|
|
||
|
define <vscale x 8 x i32> @intrinsic_vsm3c_vi_nxv8i32_i32(<vscale x 8 x i32> %0, <vscale x 8 x i32> %1, iXLen %2) nounwind {
|
||
|
; CHECK-LABEL: intrinsic_vsm3c_vi_nxv8i32_i32:
|
||
|
; CHECK: # %bb.0: # %entry
|
||
|
; CHECK-NEXT: vsetvli zero, a0, e32, m4, tu, ma
|
||
|
; CHECK-NEXT: vsm3c.vi v8, v12, 2
|
||
|
; CHECK-NEXT: ret
|
||
|
entry:
|
||
|
%a = call <vscale x 8 x i32> @llvm.riscv.vsm3c.nxv8i32.i32(
|
||
|
<vscale x 8 x i32> %0,
|
||
|
<vscale x 8 x i32> %1,
|
||
|
iXLen 2,
|
||
|
iXLen %2,
|
||
|
iXLen 2)
|
||
|
|
||
|
ret <vscale x 8 x i32> %a
|
||
|
}
|
||
|
|
||
|
declare <vscale x 16 x i32> @llvm.riscv.vsm3c.nxv16i32.i32(
|
||
|
<vscale x 16 x i32>,
|
||
|
<vscale x 16 x i32>,
|
||
|
iXLen,
|
||
|
iXLen,
|
||
|
iXLen)
|
||
|
|
||
|
define <vscale x 16 x i32> @intrinsic_vsm3c_vi_nxv16i32_i32(<vscale x 16 x i32> %0, <vscale x 16 x i32> %1, iXLen %2) nounwind {
|
||
|
; CHECK-LABEL: intrinsic_vsm3c_vi_nxv16i32_i32:
|
||
|
; CHECK: # %bb.0: # %entry
|
||
|
; CHECK-NEXT: vsetvli zero, a0, e32, m8, tu, ma
|
||
|
; CHECK-NEXT: vsm3c.vi v8, v16, 2
|
||
|
; CHECK-NEXT: ret
|
||
|
entry:
|
||
|
%a = call <vscale x 16 x i32> @llvm.riscv.vsm3c.nxv16i32.i32(
|
||
|
<vscale x 16 x i32> %0,
|
||
|
<vscale x 16 x i32> %1,
|
||
|
iXLen 2,
|
||
|
iXLen %2,
|
||
|
iXLen 2)
|
||
|
|
||
|
ret <vscale x 16 x i32> %a
|
||
|
}
|